1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202
#[doc = "Reader of register C5"] pub type R = crate::R<u8, super::C5>; #[doc = "Writer for register C5"] pub type W = crate::W<u8, super::C5>; #[doc = "Register C5 `reset()`'s with value 0"] impl crate::ResetValue for super::C5 { type Type = u8; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Receiver Full DMA Select\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum RDMAS_A { #[doc = "0: If C2\\[RIE\\] and S1\\[RDRF\\] are set, the RDFR interrupt request signal is asserted to request an interrupt service."] _0 = 0, #[doc = "1: If C2\\[RIE\\] and S1\\[RDRF\\] are set, the RDRF DMA request signal is asserted to request a DMA transfer."] _1 = 1, } impl From<RDMAS_A> for bool { #[inline(always)] fn from(variant: RDMAS_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `RDMAS`"] pub type RDMAS_R = crate::R<bool, RDMAS_A>; impl RDMAS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> RDMAS_A { match self.bits { false => RDMAS_A::_0, true => RDMAS_A::_1, } } #[doc = "Checks if the value of the field is `_0`"] #[inline(always)] pub fn is_0(&self) -> bool { *self == RDMAS_A::_0 } #[doc = "Checks if the value of the field is `_1`"] #[inline(always)] pub fn is_1(&self) -> bool { *self == RDMAS_A::_1 } } #[doc = "Write proxy for field `RDMAS`"] pub struct RDMAS_W<'a> { w: &'a mut W, } impl<'a> RDMAS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: RDMAS_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "If C2\\[RIE\\] and S1\\[RDRF\\] are set, the RDFR interrupt request signal is asserted to request an interrupt service."] #[inline(always)] pub fn _0(self) -> &'a mut W { self.variant(RDMAS_A::_0) } #[doc = "If C2\\[RIE\\] and S1\\[RDRF\\] are set, the RDRF DMA request signal is asserted to request a DMA transfer."] #[inline(always)] pub fn _1(self) -> &'a mut W { self.variant(RDMAS_A::_1) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 5)) | (((value as u8) & 0x01) << 5); self.w } } #[doc = "Transmitter DMA Select\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum TDMAS_A { #[doc = "0: If C2\\[TIE\\] is set and the S1\\[TDRE\\] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."] _0 = 0, #[doc = "1: If C2\\[TIE\\] is set and the S1\\[TDRE\\] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."] _1 = 1, } impl From<TDMAS_A> for bool { #[inline(always)] fn from(variant: TDMAS_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `TDMAS`"] pub type TDMAS_R = crate::R<bool, TDMAS_A>; impl TDMAS_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> TDMAS_A { match self.bits { false => TDMAS_A::_0, true => TDMAS_A::_1, } } #[doc = "Checks if the value of the field is `_0`"] #[inline(always)] pub fn is_0(&self) -> bool { *self == TDMAS_A::_0 } #[doc = "Checks if the value of the field is `_1`"] #[inline(always)] pub fn is_1(&self) -> bool { *self == TDMAS_A::_1 } } #[doc = "Write proxy for field `TDMAS`"] pub struct TDMAS_W<'a> { w: &'a mut W, } impl<'a> TDMAS_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: TDMAS_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "If C2\\[TIE\\] is set and the S1\\[TDRE\\] flag is set, the TDRE interrupt request signal is asserted to request interrupt service."] #[inline(always)] pub fn _0(self) -> &'a mut W { self.variant(TDMAS_A::_0) } #[doc = "If C2\\[TIE\\] is set and the S1\\[TDRE\\] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer."] #[inline(always)] pub fn _1(self) -> &'a mut W { self.variant(TDMAS_A::_1) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 7)) | (((value as u8) & 0x01) << 7); self.w } } impl R { #[doc = "Bit 5 - Receiver Full DMA Select"] #[inline(always)] pub fn rdmas(&self) -> RDMAS_R { RDMAS_R::new(((self.bits >> 5) & 0x01) != 0) } #[doc = "Bit 7 - Transmitter DMA Select"] #[inline(always)] pub fn tdmas(&self) -> TDMAS_R { TDMAS_R::new(((self.bits >> 7) & 0x01) != 0) } } impl W { #[doc = "Bit 5 - Receiver Full DMA Select"] #[inline(always)] pub fn rdmas(&mut self) -> RDMAS_W { RDMAS_W { w: self } } #[doc = "Bit 7 - Transmitter DMA Select"] #[inline(always)] pub fn tdmas(&mut self) -> TDMAS_W { TDMAS_W { w: self } } }