[−][src]Struct imxrt1062_tmr1::RegisterBlock

#[repr(C)]pub struct RegisterBlock {
    pub comp10: COMP1,
    pub comp20: COMP2,
    pub capt0: CAPT,
    pub load0: LOAD,
    pub hold0: HOLD,
    pub cntr0: CNTR,
    pub ctrl0: CTRL,
    pub sctrl0: SCTRL,
    pub cmpld10: CMPLD1,
    pub cmpld20: CMPLD2,
    pub csctrl0: CSCTRL,
    pub filt0: FILT,
    pub dma0: DMA,
    pub enbl: ENBL,
    pub comp11: COMP1,
    pub comp21: COMP2,
    pub capt1: CAPT,
    pub load1: LOAD,
    pub hold1: HOLD,
    pub cntr1: CNTR,
    pub ctrl1: CTRL,
    pub sctrl1: SCTRL,
    pub cmpld11: CMPLD1,
    pub cmpld21: CMPLD2,
    pub csctrl1: CSCTRL,
    pub filt1: FILT,
    pub dma1: DMA,
    pub comp12: COMP1,
    pub comp22: COMP2,
    pub capt2: CAPT,
    pub load2: LOAD,
    pub hold2: HOLD,
    pub cntr2: CNTR,
    pub ctrl2: CTRL,
    pub sctrl2: SCTRL,
    pub cmpld12: CMPLD1,
    pub cmpld22: CMPLD2,
    pub csctrl2: CSCTRL,
    pub filt2: FILT,
    pub dma2: DMA,
    pub comp13: COMP1,
    pub comp23: COMP2,
    pub capt3: CAPT,
    pub load3: LOAD,
    pub hold3: HOLD,
    pub cntr3: CNTR,
    pub ctrl3: CTRL,
    pub sctrl3: SCTRL,
    pub cmpld13: CMPLD1,
    pub cmpld23: CMPLD2,
    pub csctrl3: CSCTRL,
    pub filt3: FILT,
    pub dma3: DMA,
    // some fields omitted
}

Register block

Fields

comp10: COMP1

0x00 - Timer Channel Compare Register 1

comp20: COMP2

0x02 - Timer Channel Compare Register 2

capt0: CAPT

0x04 - Timer Channel Capture Register

load0: LOAD

0x06 - Timer Channel Load Register

hold0: HOLD

0x08 - Timer Channel Hold Register

cntr0: CNTR

0x0a - Timer Channel Counter Register

ctrl0: CTRL

0x0c - Timer Channel Control Register

sctrl0: SCTRL

0x0e - Timer Channel Status and Control Register

cmpld10: CMPLD1

0x10 - Timer Channel Comparator Load Register 1

cmpld20: CMPLD2

0x12 - Timer Channel Comparator Load Register 2

csctrl0: CSCTRL

0x14 - Timer Channel Comparator Status and Control Register

filt0: FILT

0x16 - Timer Channel Input Filter Register

dma0: DMA

0x18 - Timer Channel DMA Enable Register

enbl: ENBL

0x1e - Timer Channel Enable Register

comp11: COMP1

0x20 - Timer Channel Compare Register 1

comp21: COMP2

0x22 - Timer Channel Compare Register 2

capt1: CAPT

0x24 - Timer Channel Capture Register

load1: LOAD

0x26 - Timer Channel Load Register

hold1: HOLD

0x28 - Timer Channel Hold Register

cntr1: CNTR

0x2a - Timer Channel Counter Register

ctrl1: CTRL

0x2c - Timer Channel Control Register

sctrl1: SCTRL

0x2e - Timer Channel Status and Control Register

cmpld11: CMPLD1

0x30 - Timer Channel Comparator Load Register 1

cmpld21: CMPLD2

0x32 - Timer Channel Comparator Load Register 2

csctrl1: CSCTRL

0x34 - Timer Channel Comparator Status and Control Register

filt1: FILT

0x36 - Timer Channel Input Filter Register

dma1: DMA

0x38 - Timer Channel DMA Enable Register

comp12: COMP1

0x40 - Timer Channel Compare Register 1

comp22: COMP2

0x42 - Timer Channel Compare Register 2

capt2: CAPT

0x44 - Timer Channel Capture Register

load2: LOAD

0x46 - Timer Channel Load Register

hold2: HOLD

0x48 - Timer Channel Hold Register

cntr2: CNTR

0x4a - Timer Channel Counter Register

ctrl2: CTRL

0x4c - Timer Channel Control Register

sctrl2: SCTRL

0x4e - Timer Channel Status and Control Register

cmpld12: CMPLD1

0x50 - Timer Channel Comparator Load Register 1

cmpld22: CMPLD2

0x52 - Timer Channel Comparator Load Register 2

csctrl2: CSCTRL

0x54 - Timer Channel Comparator Status and Control Register

filt2: FILT

0x56 - Timer Channel Input Filter Register

dma2: DMA

0x58 - Timer Channel DMA Enable Register

comp13: COMP1

0x60 - Timer Channel Compare Register 1

comp23: COMP2

0x62 - Timer Channel Compare Register 2

capt3: CAPT

0x64 - Timer Channel Capture Register

load3: LOAD

0x66 - Timer Channel Load Register

hold3: HOLD

0x68 - Timer Channel Hold Register

cntr3: CNTR

0x6a - Timer Channel Counter Register

ctrl3: CTRL

0x6c - Timer Channel Control Register

sctrl3: SCTRL

0x6e - Timer Channel Status and Control Register

cmpld13: CMPLD1

0x70 - Timer Channel Comparator Load Register 1

cmpld23: CMPLD2

0x72 - Timer Channel Comparator Load Register 2

csctrl3: CSCTRL

0x74 - Timer Channel Comparator Status and Control Register

filt3: FILT

0x76 - Timer Channel Input Filter Register

dma3: DMA

0x78 - Timer Channel DMA Enable Register

Auto Trait Implementations

Blanket Implementations

impl<T> Any for T where
    T: 'static + ?Sized, [src]

impl<T> Borrow<T> for T where
    T: ?Sized, [src]

impl<T> BorrowMut<T> for T where
    T: ?Sized, [src]

impl<T> From<T> for T[src]

impl<T, U> Into<U> for T where
    U: From<T>, [src]

impl<T, U> TryFrom<U> for T where
    U: Into<T>, [src]

type Error = Infallible

The type returned in the event of a conversion error.

impl<T, U> TryInto<U> for T where
    U: TryFrom<T>, [src]

type Error = <U as TryFrom<T>>::Error

The type returned in the event of a conversion error.