1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164
#[doc = "Reader of register SW_MUX_CTL_PAD_GPIO_SPI_B0_09"] pub type R = crate::R<u32, super::SW_MUX_CTL_PAD_GPIO_SPI_B0_09>; #[doc = "Writer for register SW_MUX_CTL_PAD_GPIO_SPI_B0_09"] pub type W = crate::W<u32, super::SW_MUX_CTL_PAD_GPIO_SPI_B0_09>; #[doc = "Register SW_MUX_CTL_PAD_GPIO_SPI_B0_09 `reset()`'s with value 0x05"] impl crate::ResetValue for super::SW_MUX_CTL_PAD_GPIO_SPI_B0_09 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0x05 } } #[doc = "MUX Mode Select Field.\n\nValue on reset: 5"] #[derive(Clone, Copy, Debug, PartialEq)] #[repr(u8)] pub enum MUX_MODE_A { #[doc = "0: Select mux mode: ALT0 mux port: FLEXSPI2_A_DQS of instance: flexspi2"] ALT0 = 0, } impl From<MUX_MODE_A> for u8 { #[inline(always)] fn from(variant: MUX_MODE_A) -> Self { variant as _ } } #[doc = "Reader of field `MUX_MODE`"] pub type MUX_MODE_R = crate::R<u8, MUX_MODE_A>; impl MUX_MODE_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> crate::Variant<u8, MUX_MODE_A> { use crate::Variant::*; match self.bits { 0 => Val(MUX_MODE_A::ALT0), i => Res(i), } } #[doc = "Checks if the value of the field is `ALT0`"] #[inline(always)] pub fn is_alt0(&self) -> bool { *self == MUX_MODE_A::ALT0 } } #[doc = "Write proxy for field `MUX_MODE`"] pub struct MUX_MODE_W<'a> { w: &'a mut W, } impl<'a> MUX_MODE_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: MUX_MODE_A) -> &'a mut W { unsafe { self.bits(variant.into()) } } #[doc = "Select mux mode: ALT0 mux port: FLEXSPI2_A_DQS of instance: flexspi2"] #[inline(always)] pub fn alt0(self) -> &'a mut W { self.variant(MUX_MODE_A::ALT0) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x07) | ((value as u32) & 0x07); self.w } } #[doc = "Software Input On Field.\n\nValue on reset: 0"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SION_A { #[doc = "0: Input Path is determined by functionality"] DISABLED = 0, #[doc = "1: Force input path of pad GPIO_SPI_B0_09"] ENABLED = 1, } impl From<SION_A> for bool { #[inline(always)] fn from(variant: SION_A) -> Self { variant as u8 != 0 } } #[doc = "Reader of field `SION`"] pub type SION_R = crate::R<bool, SION_A>; impl SION_R { #[doc = r"Get enumerated values variant"] #[inline(always)] pub fn variant(&self) -> SION_A { match self.bits { false => SION_A::DISABLED, true => SION_A::ENABLED, } } #[doc = "Checks if the value of the field is `DISABLED`"] #[inline(always)] pub fn is_disabled(&self) -> bool { *self == SION_A::DISABLED } #[doc = "Checks if the value of the field is `ENABLED`"] #[inline(always)] pub fn is_enabled(&self) -> bool { *self == SION_A::ENABLED } } #[doc = "Write proxy for field `SION`"] pub struct SION_W<'a> { w: &'a mut W, } impl<'a> SION_W<'a> { #[doc = r"Writes `variant` to the field"] #[inline(always)] pub fn variant(self, variant: SION_A) -> &'a mut W { { self.bit(variant.into()) } } #[doc = "Input Path is determined by functionality"] #[inline(always)] pub fn disabled(self) -> &'a mut W { self.variant(SION_A::DISABLED) } #[doc = "Force input path of pad GPIO_SPI_B0_09"] #[inline(always)] pub fn enabled(self) -> &'a mut W { self.variant(SION_A::ENABLED) } #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } impl R { #[doc = "Bits 0:2 - MUX Mode Select Field."] #[inline(always)] pub fn mux_mode(&self) -> MUX_MODE_R { MUX_MODE_R::new((self.bits & 0x07) as u8) } #[doc = "Bit 4 - Software Input On Field."] #[inline(always)] pub fn sion(&self) -> SION_R { SION_R::new(((self.bits >> 4) & 0x01) != 0) } } impl W { #[doc = "Bits 0:2 - MUX Mode Select Field."] #[inline(always)] pub fn mux_mode(&mut self) -> MUX_MODE_W { MUX_MODE_W { w: self } } #[doc = "Bit 4 - Software Input On Field."] #[inline(always)] pub fn sion(&mut self) -> SION_W { SION_W { w: self } } }