1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40
#[doc = "Reader of register GPR29"] pub type R = crate::R<u32, super::GPR29>; #[doc = "Writer for register GPR29"] pub type W = crate::W<u32, super::GPR29>; #[doc = "Register GPR29 `reset()`'s with value 0"] impl crate::ResetValue for super::GPR29 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `GPIO_MUX4_GPIO_SEL`"] pub type GPIO_MUX4_GPIO_SEL_R = crate::R<u32, u32>; #[doc = "Write proxy for field `GPIO_MUX4_GPIO_SEL`"] pub struct GPIO_MUX4_GPIO_SEL_W<'a> { w: &'a mut W, } impl<'a> GPIO_MUX4_GPIO_SEL_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u32) -> &'a mut W { self.w.bits = (self.w.bits & !0xffff_ffff) | ((value as u32) & 0xffff_ffff); self.w } } impl R { #[doc = "Bits 0:31 - GPIO4 and GPIO9 share same IO MUX function, GPIO_MUX4 selects one GPIO function."] #[inline(always)] pub fn gpio_mux4_gpio_sel(&self) -> GPIO_MUX4_GPIO_SEL_R { GPIO_MUX4_GPIO_SEL_R::new((self.bits & 0xffff_ffff) as u32) } } impl W { #[doc = "Bits 0:31 - GPIO4 and GPIO9 share same IO MUX function, GPIO_MUX4 selects one GPIO function."] #[inline(always)] pub fn gpio_mux4_gpio_sel(&mut self) -> GPIO_MUX4_GPIO_SEL_W { GPIO_MUX4_GPIO_SEL_W { w: self } } }