1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186
#[doc = "Reader of register DOEPINTEN"] pub type R = crate::R<u32, super::DOEPINTEN>; #[doc = "Writer for register DOEPINTEN"] pub type W = crate::W<u32, super::DOEPINTEN>; #[doc = "Register DOEPINTEN `reset()`'s with value 0"] impl crate::ResetValue for super::DOEPINTEN { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `TFEN`"] pub type TFEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `TFEN`"] pub struct TFEN_W<'a> { w: &'a mut W, } impl<'a> TFEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } #[doc = "Reader of field `EPDISEN`"] pub type EPDISEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EPDISEN`"] pub struct EPDISEN_W<'a> { w: &'a mut W, } impl<'a> EPDISEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 1)) | (((value as u32) & 0x01) << 1); self.w } } #[doc = "Reader of field `STPFEN`"] pub type STPFEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `STPFEN`"] pub struct STPFEN_W<'a> { w: &'a mut W, } impl<'a> STPFEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 3)) | (((value as u32) & 0x01) << 3); self.w } } #[doc = "Reader of field `EPRXFOVREN`"] pub type EPRXFOVREN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `EPRXFOVREN`"] pub struct EPRXFOVREN_W<'a> { w: &'a mut W, } impl<'a> EPRXFOVREN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 4)) | (((value as u32) & 0x01) << 4); self.w } } #[doc = "Reader of field `BTBSTPEN`"] pub type BTBSTPEN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `BTBSTPEN`"] pub struct BTBSTPEN_W<'a> { w: &'a mut W, } impl<'a> BTBSTPEN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 6)) | (((value as u32) & 0x01) << 6); self.w } } impl R { #[doc = "Bit 0 - Transfer finished interrupt enable"] #[inline(always)] pub fn tfen(&self) -> TFEN_R { TFEN_R::new((self.bits & 0x01) != 0) } #[doc = "Bit 1 - Endpoint disabled interrupt enable"] #[inline(always)] pub fn epdisen(&self) -> EPDISEN_R { EPDISEN_R::new(((self.bits >> 1) & 0x01) != 0) } #[doc = "Bit 3 - SETUP phase finished interrupt enable"] #[inline(always)] pub fn stpfen(&self) -> STPFEN_R { STPFEN_R::new(((self.bits >> 3) & 0x01) != 0) } #[doc = "Bit 4 - Endpoint Rx FIFO overrun interrupt enable"] #[inline(always)] pub fn eprxfovren(&self) -> EPRXFOVREN_R { EPRXFOVREN_R::new(((self.bits >> 4) & 0x01) != 0) } #[doc = "Bit 6 - Back-to-back SETUP packets interrupt enable"] #[inline(always)] pub fn btbstpen(&self) -> BTBSTPEN_R { BTBSTPEN_R::new(((self.bits >> 6) & 0x01) != 0) } } impl W { #[doc = "Bit 0 - Transfer finished interrupt enable"] #[inline(always)] pub fn tfen(&mut self) -> TFEN_W { TFEN_W { w: self } } #[doc = "Bit 1 - Endpoint disabled interrupt enable"] #[inline(always)] pub fn epdisen(&mut self) -> EPDISEN_W { EPDISEN_W { w: self } } #[doc = "Bit 3 - SETUP phase finished interrupt enable"] #[inline(always)] pub fn stpfen(&mut self) -> STPFEN_W { STPFEN_W { w: self } } #[doc = "Bit 4 - Endpoint Rx FIFO overrun interrupt enable"] #[inline(always)] pub fn eprxfovren(&mut self) -> EPRXFOVREN_W { EPRXFOVREN_W { w: self } } #[doc = "Bit 6 - Back-to-back SETUP packets interrupt enable"] #[inline(always)] pub fn btbstpen(&mut self) -> BTBSTPEN_W { BTBSTPEN_W { w: self } } }