1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
#[doc = "Register `CTL0` reader"]
pub struct R(crate::R<CTL0_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<CTL0_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<CTL0_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<CTL0_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `CTL0` writer"]
pub struct W(crate::W<CTL0_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<CTL0_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<CTL0_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<CTL0_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Bidirectional enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum BDEN_A {
#[doc = "0: 2-line unidirectional data mode selected"]
UNIDIRECTIONAL = 0,
#[doc = "1: 1-line bidirectional data mode selected"]
BIDIRECTIONAL = 1,
}
impl From<BDEN_A> for bool {
#[inline(always)]
fn from(variant: BDEN_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `BDEN` reader - Bidirectional enable"]
pub struct BDEN_R(crate::FieldReader<bool, BDEN_A>);
impl BDEN_R {
pub(crate) fn new(bits: bool) -> Self {
BDEN_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> BDEN_A {
match self.bits {
false => BDEN_A::UNIDIRECTIONAL,
true => BDEN_A::BIDIRECTIONAL,
}
}
#[doc = "Checks if the value of the field is `UNIDIRECTIONAL`"]
#[inline(always)]
pub fn is_unidirectional(&self) -> bool {
**self == BDEN_A::UNIDIRECTIONAL
}
#[doc = "Checks if the value of the field is `BIDIRECTIONAL`"]
#[inline(always)]
pub fn is_bidirectional(&self) -> bool {
**self == BDEN_A::BIDIRECTIONAL
}
}
impl core::ops::Deref for BDEN_R {
type Target = crate::FieldReader<bool, BDEN_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `BDEN` writer - Bidirectional enable"]
pub struct BDEN_W<'a> {
w: &'a mut W,
}
impl<'a> BDEN_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: BDEN_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "2-line unidirectional data mode selected"]
#[inline(always)]
pub fn unidirectional(self) -> &'a mut W {
self.variant(BDEN_A::UNIDIRECTIONAL)
}
#[doc = "1-line bidirectional data mode selected"]
#[inline(always)]
pub fn bidirectional(self) -> &'a mut W {
self.variant(BDEN_A::BIDIRECTIONAL)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 15)) | ((value as u16 & 0x01) << 15);
self.w
}
}
#[doc = "Bidirectional Transmit output enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum BDOEN_A {
#[doc = "0: Receive-only mode"]
RECEIVEONLY = 0,
#[doc = "1: Transmit-only mode"]
TRANSMITONLY = 1,
}
impl From<BDOEN_A> for bool {
#[inline(always)]
fn from(variant: BDOEN_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `BDOEN` reader - Bidirectional Transmit output enable"]
pub struct BDOEN_R(crate::FieldReader<bool, BDOEN_A>);
impl BDOEN_R {
pub(crate) fn new(bits: bool) -> Self {
BDOEN_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> BDOEN_A {
match self.bits {
false => BDOEN_A::RECEIVEONLY,
true => BDOEN_A::TRANSMITONLY,
}
}
#[doc = "Checks if the value of the field is `RECEIVEONLY`"]
#[inline(always)]
pub fn is_receive_only(&self) -> bool {
**self == BDOEN_A::RECEIVEONLY
}
#[doc = "Checks if the value of the field is `TRANSMITONLY`"]
#[inline(always)]
pub fn is_transmit_only(&self) -> bool {
**self == BDOEN_A::TRANSMITONLY
}
}
impl core::ops::Deref for BDOEN_R {
type Target = crate::FieldReader<bool, BDOEN_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `BDOEN` writer - Bidirectional Transmit output enable"]
pub struct BDOEN_W<'a> {
w: &'a mut W,
}
impl<'a> BDOEN_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: BDOEN_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Receive-only mode"]
#[inline(always)]
pub fn receive_only(self) -> &'a mut W {
self.variant(BDOEN_A::RECEIVEONLY)
}
#[doc = "Transmit-only mode"]
#[inline(always)]
pub fn transmit_only(self) -> &'a mut W {
self.variant(BDOEN_A::TRANSMITONLY)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 14)) | ((value as u16 & 0x01) << 14);
self.w
}
}
#[doc = "Hardware CRC calculation enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CRCEN_A {
#[doc = "0: CRC calculation disabled"]
DISABLED = 0,
#[doc = "1: CRC calculation enabled"]
ENABLED = 1,
}
impl From<CRCEN_A> for bool {
#[inline(always)]
fn from(variant: CRCEN_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `CRCEN` reader - Hardware CRC calculation enable"]
pub struct CRCEN_R(crate::FieldReader<bool, CRCEN_A>);
impl CRCEN_R {
pub(crate) fn new(bits: bool) -> Self {
CRCEN_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> CRCEN_A {
match self.bits {
false => CRCEN_A::DISABLED,
true => CRCEN_A::ENABLED,
}
}
#[doc = "Checks if the value of the field is `DISABLED`"]
#[inline(always)]
pub fn is_disabled(&self) -> bool {
**self == CRCEN_A::DISABLED
}
#[doc = "Checks if the value of the field is `ENABLED`"]
#[inline(always)]
pub fn is_enabled(&self) -> bool {
**self == CRCEN_A::ENABLED
}
}
impl core::ops::Deref for CRCEN_R {
type Target = crate::FieldReader<bool, CRCEN_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `CRCEN` writer - Hardware CRC calculation enable"]
pub struct CRCEN_W<'a> {
w: &'a mut W,
}
impl<'a> CRCEN_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: CRCEN_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "CRC calculation disabled"]
#[inline(always)]
pub fn disabled(self) -> &'a mut W {
self.variant(CRCEN_A::DISABLED)
}
#[doc = "CRC calculation enabled"]
#[inline(always)]
pub fn enabled(self) -> &'a mut W {
self.variant(CRCEN_A::ENABLED)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 13)) | ((value as u16 & 0x01) << 13);
self.w
}
}
#[doc = "CRC transfer next\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CRCNT_A {
#[doc = "0: Next transmit value is data from Tx buffer"]
DATA = 0,
#[doc = "1: Next transmit value is CRC value from TCRC"]
CRC = 1,
}
impl From<CRCNT_A> for bool {
#[inline(always)]
fn from(variant: CRCNT_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `CRCNT` reader - CRC transfer next"]
pub struct CRCNT_R(crate::FieldReader<bool, CRCNT_A>);
impl CRCNT_R {
pub(crate) fn new(bits: bool) -> Self {
CRCNT_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> CRCNT_A {
match self.bits {
false => CRCNT_A::DATA,
true => CRCNT_A::CRC,
}
}
#[doc = "Checks if the value of the field is `DATA`"]
#[inline(always)]
pub fn is_data(&self) -> bool {
**self == CRCNT_A::DATA
}
#[doc = "Checks if the value of the field is `CRC`"]
#[inline(always)]
pub fn is_crc(&self) -> bool {
**self == CRCNT_A::CRC
}
}
impl core::ops::Deref for CRCNT_R {
type Target = crate::FieldReader<bool, CRCNT_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `CRCNT` writer - CRC transfer next"]
pub struct CRCNT_W<'a> {
w: &'a mut W,
}
impl<'a> CRCNT_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: CRCNT_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Next transmit value is data from Tx buffer"]
#[inline(always)]
pub fn data(self) -> &'a mut W {
self.variant(CRCNT_A::DATA)
}
#[doc = "Next transmit value is CRC value from TCRC"]
#[inline(always)]
pub fn crc(self) -> &'a mut W {
self.variant(CRCNT_A::CRC)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 12)) | ((value as u16 & 0x01) << 12);
self.w
}
}
#[doc = "Data frame format\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum FF16_A {
#[doc = "0: 8-bit data frame format is selected for transmission/reception"]
EIGHTBIT = 0,
#[doc = "1: 16-bit data frame format is selected for transmission/reception"]
SIXTEENBIT = 1,
}
impl From<FF16_A> for bool {
#[inline(always)]
fn from(variant: FF16_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `FF16` reader - Data frame format"]
pub struct FF16_R(crate::FieldReader<bool, FF16_A>);
impl FF16_R {
pub(crate) fn new(bits: bool) -> Self {
FF16_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> FF16_A {
match self.bits {
false => FF16_A::EIGHTBIT,
true => FF16_A::SIXTEENBIT,
}
}
#[doc = "Checks if the value of the field is `EIGHTBIT`"]
#[inline(always)]
pub fn is_eight_bit(&self) -> bool {
**self == FF16_A::EIGHTBIT
}
#[doc = "Checks if the value of the field is `SIXTEENBIT`"]
#[inline(always)]
pub fn is_sixteen_bit(&self) -> bool {
**self == FF16_A::SIXTEENBIT
}
}
impl core::ops::Deref for FF16_R {
type Target = crate::FieldReader<bool, FF16_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `FF16` writer - Data frame format"]
pub struct FF16_W<'a> {
w: &'a mut W,
}
impl<'a> FF16_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: FF16_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "8-bit data frame format is selected for transmission/reception"]
#[inline(always)]
pub fn eight_bit(self) -> &'a mut W {
self.variant(FF16_A::EIGHTBIT)
}
#[doc = "16-bit data frame format is selected for transmission/reception"]
#[inline(always)]
pub fn sixteen_bit(self) -> &'a mut W {
self.variant(FF16_A::SIXTEENBIT)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 11)) | ((value as u16 & 0x01) << 11);
self.w
}
}
#[doc = "Receive only\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum RO_A {
#[doc = "0: Full duplex (Transmit and receive)"]
FULLDUPLEX = 0,
#[doc = "1: Output disabled (Receive-only mode)"]
RECEIVEONLY = 1,
}
impl From<RO_A> for bool {
#[inline(always)]
fn from(variant: RO_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `RO` reader - Receive only"]
pub struct RO_R(crate::FieldReader<bool, RO_A>);
impl RO_R {
pub(crate) fn new(bits: bool) -> Self {
RO_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> RO_A {
match self.bits {
false => RO_A::FULLDUPLEX,
true => RO_A::RECEIVEONLY,
}
}
#[doc = "Checks if the value of the field is `FULLDUPLEX`"]
#[inline(always)]
pub fn is_full_duplex(&self) -> bool {
**self == RO_A::FULLDUPLEX
}
#[doc = "Checks if the value of the field is `RECEIVEONLY`"]
#[inline(always)]
pub fn is_receive_only(&self) -> bool {
**self == RO_A::RECEIVEONLY
}
}
impl core::ops::Deref for RO_R {
type Target = crate::FieldReader<bool, RO_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `RO` writer - Receive only"]
pub struct RO_W<'a> {
w: &'a mut W,
}
impl<'a> RO_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: RO_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Full duplex (Transmit and receive)"]
#[inline(always)]
pub fn full_duplex(self) -> &'a mut W {
self.variant(RO_A::FULLDUPLEX)
}
#[doc = "Output disabled (Receive-only mode)"]
#[inline(always)]
pub fn receive_only(self) -> &'a mut W {
self.variant(RO_A::RECEIVEONLY)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 10)) | ((value as u16 & 0x01) << 10);
self.w
}
}
#[doc = "NSS Software Mode Selection\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SWNSSEN_A {
#[doc = "0: Software slave management disabled"]
HARDWARE = 0,
#[doc = "1: Software slave management enabled"]
SOFTWARE = 1,
}
impl From<SWNSSEN_A> for bool {
#[inline(always)]
fn from(variant: SWNSSEN_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `SWNSSEN` reader - NSS Software Mode Selection"]
pub struct SWNSSEN_R(crate::FieldReader<bool, SWNSSEN_A>);
impl SWNSSEN_R {
pub(crate) fn new(bits: bool) -> Self {
SWNSSEN_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> SWNSSEN_A {
match self.bits {
false => SWNSSEN_A::HARDWARE,
true => SWNSSEN_A::SOFTWARE,
}
}
#[doc = "Checks if the value of the field is `HARDWARE`"]
#[inline(always)]
pub fn is_hardware(&self) -> bool {
**self == SWNSSEN_A::HARDWARE
}
#[doc = "Checks if the value of the field is `SOFTWARE`"]
#[inline(always)]
pub fn is_software(&self) -> bool {
**self == SWNSSEN_A::SOFTWARE
}
}
impl core::ops::Deref for SWNSSEN_R {
type Target = crate::FieldReader<bool, SWNSSEN_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `SWNSSEN` writer - NSS Software Mode Selection"]
pub struct SWNSSEN_W<'a> {
w: &'a mut W,
}
impl<'a> SWNSSEN_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: SWNSSEN_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Software slave management disabled"]
#[inline(always)]
pub fn hardware(self) -> &'a mut W {
self.variant(SWNSSEN_A::HARDWARE)
}
#[doc = "Software slave management enabled"]
#[inline(always)]
pub fn software(self) -> &'a mut W {
self.variant(SWNSSEN_A::SOFTWARE)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 9)) | ((value as u16 & 0x01) << 9);
self.w
}
}
#[doc = "NSS Pin Selection In NSS Software Mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SWNSS_A {
#[doc = "0: NSS is pulled low"]
SLAVESELECTED = 0,
#[doc = "1: NSS is pulled high"]
SLAVENOTSELECTED = 1,
}
impl From<SWNSS_A> for bool {
#[inline(always)]
fn from(variant: SWNSS_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `SWNSS` reader - NSS Pin Selection In NSS Software Mode"]
pub struct SWNSS_R(crate::FieldReader<bool, SWNSS_A>);
impl SWNSS_R {
pub(crate) fn new(bits: bool) -> Self {
SWNSS_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> SWNSS_A {
match self.bits {
false => SWNSS_A::SLAVESELECTED,
true => SWNSS_A::SLAVENOTSELECTED,
}
}
#[doc = "Checks if the value of the field is `SLAVESELECTED`"]
#[inline(always)]
pub fn is_slave_selected(&self) -> bool {
**self == SWNSS_A::SLAVESELECTED
}
#[doc = "Checks if the value of the field is `SLAVENOTSELECTED`"]
#[inline(always)]
pub fn is_slave_not_selected(&self) -> bool {
**self == SWNSS_A::SLAVENOTSELECTED
}
}
impl core::ops::Deref for SWNSS_R {
type Target = crate::FieldReader<bool, SWNSS_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `SWNSS` writer - NSS Pin Selection In NSS Software Mode"]
pub struct SWNSS_W<'a> {
w: &'a mut W,
}
impl<'a> SWNSS_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: SWNSS_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "NSS is pulled low"]
#[inline(always)]
pub fn slave_selected(self) -> &'a mut W {
self.variant(SWNSS_A::SLAVESELECTED)
}
#[doc = "NSS is pulled high"]
#[inline(always)]
pub fn slave_not_selected(self) -> &'a mut W {
self.variant(SWNSS_A::SLAVENOTSELECTED)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 8)) | ((value as u16 & 0x01) << 8);
self.w
}
}
#[doc = "LSB First Mode\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum LF_A {
#[doc = "0: Data is transmitted/received with the MSB first"]
MSBFIRST = 0,
#[doc = "1: Data is transmitted/received with the LSB first"]
LSBFIRST = 1,
}
impl From<LF_A> for bool {
#[inline(always)]
fn from(variant: LF_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `LF` reader - LSB First Mode"]
pub struct LF_R(crate::FieldReader<bool, LF_A>);
impl LF_R {
pub(crate) fn new(bits: bool) -> Self {
LF_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> LF_A {
match self.bits {
false => LF_A::MSBFIRST,
true => LF_A::LSBFIRST,
}
}
#[doc = "Checks if the value of the field is `MSBFIRST`"]
#[inline(always)]
pub fn is_msbfirst(&self) -> bool {
**self == LF_A::MSBFIRST
}
#[doc = "Checks if the value of the field is `LSBFIRST`"]
#[inline(always)]
pub fn is_lsbfirst(&self) -> bool {
**self == LF_A::LSBFIRST
}
}
impl core::ops::Deref for LF_R {
type Target = crate::FieldReader<bool, LF_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `LF` writer - LSB First Mode"]
pub struct LF_W<'a> {
w: &'a mut W,
}
impl<'a> LF_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: LF_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Data is transmitted/received with the MSB first"]
#[inline(always)]
pub fn msbfirst(self) -> &'a mut W {
self.variant(LF_A::MSBFIRST)
}
#[doc = "Data is transmitted/received with the LSB first"]
#[inline(always)]
pub fn lsbfirst(self) -> &'a mut W {
self.variant(LF_A::LSBFIRST)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 7)) | ((value as u16 & 0x01) << 7);
self.w
}
}
#[doc = "SPI enable\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum SPIEN_A {
#[doc = "0: Peripheral disabled"]
DISABLED = 0,
#[doc = "1: Peripheral enabled"]
ENABLED = 1,
}
impl From<SPIEN_A> for bool {
#[inline(always)]
fn from(variant: SPIEN_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `SPIEN` reader - SPI enable"]
pub struct SPIEN_R(crate::FieldReader<bool, SPIEN_A>);
impl SPIEN_R {
pub(crate) fn new(bits: bool) -> Self {
SPIEN_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> SPIEN_A {
match self.bits {
false => SPIEN_A::DISABLED,
true => SPIEN_A::ENABLED,
}
}
#[doc = "Checks if the value of the field is `DISABLED`"]
#[inline(always)]
pub fn is_disabled(&self) -> bool {
**self == SPIEN_A::DISABLED
}
#[doc = "Checks if the value of the field is `ENABLED`"]
#[inline(always)]
pub fn is_enabled(&self) -> bool {
**self == SPIEN_A::ENABLED
}
}
impl core::ops::Deref for SPIEN_R {
type Target = crate::FieldReader<bool, SPIEN_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `SPIEN` writer - SPI enable"]
pub struct SPIEN_W<'a> {
w: &'a mut W,
}
impl<'a> SPIEN_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: SPIEN_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Peripheral disabled"]
#[inline(always)]
pub fn disabled(self) -> &'a mut W {
self.variant(SPIEN_A::DISABLED)
}
#[doc = "Peripheral enabled"]
#[inline(always)]
pub fn enabled(self) -> &'a mut W {
self.variant(SPIEN_A::ENABLED)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 6)) | ((value as u16 & 0x01) << 6);
self.w
}
}
#[doc = "Master Clock Prescaler Selection\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum PSC_A {
#[doc = "0: PCLK / 2"]
DIV2 = 0,
#[doc = "1: PCLK / 4"]
DIV4 = 1,
#[doc = "2: PCLK / 8"]
DIV8 = 2,
#[doc = "3: PCLK / 16"]
DIV16 = 3,
#[doc = "4: PCLK / 32"]
DIV32 = 4,
#[doc = "5: PCLK / 64"]
DIV64 = 5,
#[doc = "6: PCLK / 128"]
DIV128 = 6,
#[doc = "7: PCLK / 256"]
DIV256 = 7,
}
impl From<PSC_A> for u8 {
#[inline(always)]
fn from(variant: PSC_A) -> Self {
variant as _
}
}
#[doc = "Field `PSC` reader - Master Clock Prescaler Selection"]
pub struct PSC_R(crate::FieldReader<u8, PSC_A>);
impl PSC_R {
pub(crate) fn new(bits: u8) -> Self {
PSC_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> PSC_A {
match self.bits {
0 => PSC_A::DIV2,
1 => PSC_A::DIV4,
2 => PSC_A::DIV8,
3 => PSC_A::DIV16,
4 => PSC_A::DIV32,
5 => PSC_A::DIV64,
6 => PSC_A::DIV128,
7 => PSC_A::DIV256,
_ => unreachable!(),
}
}
#[doc = "Checks if the value of the field is `DIV2`"]
#[inline(always)]
pub fn is_div2(&self) -> bool {
**self == PSC_A::DIV2
}
#[doc = "Checks if the value of the field is `DIV4`"]
#[inline(always)]
pub fn is_div4(&self) -> bool {
**self == PSC_A::DIV4
}
#[doc = "Checks if the value of the field is `DIV8`"]
#[inline(always)]
pub fn is_div8(&self) -> bool {
**self == PSC_A::DIV8
}
#[doc = "Checks if the value of the field is `DIV16`"]
#[inline(always)]
pub fn is_div16(&self) -> bool {
**self == PSC_A::DIV16
}
#[doc = "Checks if the value of the field is `DIV32`"]
#[inline(always)]
pub fn is_div32(&self) -> bool {
**self == PSC_A::DIV32
}
#[doc = "Checks if the value of the field is `DIV64`"]
#[inline(always)]
pub fn is_div64(&self) -> bool {
**self == PSC_A::DIV64
}
#[doc = "Checks if the value of the field is `DIV128`"]
#[inline(always)]
pub fn is_div128(&self) -> bool {
**self == PSC_A::DIV128
}
#[doc = "Checks if the value of the field is `DIV256`"]
#[inline(always)]
pub fn is_div256(&self) -> bool {
**self == PSC_A::DIV256
}
}
impl core::ops::Deref for PSC_R {
type Target = crate::FieldReader<u8, PSC_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `PSC` writer - Master Clock Prescaler Selection"]
pub struct PSC_W<'a> {
w: &'a mut W,
}
impl<'a> PSC_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: PSC_A) -> &'a mut W {
self.bits(variant.into())
}
#[doc = "PCLK / 2"]
#[inline(always)]
pub fn div2(self) -> &'a mut W {
self.variant(PSC_A::DIV2)
}
#[doc = "PCLK / 4"]
#[inline(always)]
pub fn div4(self) -> &'a mut W {
self.variant(PSC_A::DIV4)
}
#[doc = "PCLK / 8"]
#[inline(always)]
pub fn div8(self) -> &'a mut W {
self.variant(PSC_A::DIV8)
}
#[doc = "PCLK / 16"]
#[inline(always)]
pub fn div16(self) -> &'a mut W {
self.variant(PSC_A::DIV16)
}
#[doc = "PCLK / 32"]
#[inline(always)]
pub fn div32(self) -> &'a mut W {
self.variant(PSC_A::DIV32)
}
#[doc = "PCLK / 64"]
#[inline(always)]
pub fn div64(self) -> &'a mut W {
self.variant(PSC_A::DIV64)
}
#[doc = "PCLK / 128"]
#[inline(always)]
pub fn div128(self) -> &'a mut W {
self.variant(PSC_A::DIV128)
}
#[doc = "PCLK / 256"]
#[inline(always)]
pub fn div256(self) -> &'a mut W {
self.variant(PSC_A::DIV256)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bits(self, value: u8) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x07 << 3)) | ((value as u16 & 0x07) << 3);
self.w
}
}
#[doc = "Master selection\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum MSTMOD_A {
#[doc = "0: Slave configuration"]
SLAVE = 0,
#[doc = "1: Master configuration"]
MASTER = 1,
}
impl From<MSTMOD_A> for bool {
#[inline(always)]
fn from(variant: MSTMOD_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `MSTMOD` reader - Master selection"]
pub struct MSTMOD_R(crate::FieldReader<bool, MSTMOD_A>);
impl MSTMOD_R {
pub(crate) fn new(bits: bool) -> Self {
MSTMOD_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> MSTMOD_A {
match self.bits {
false => MSTMOD_A::SLAVE,
true => MSTMOD_A::MASTER,
}
}
#[doc = "Checks if the value of the field is `SLAVE`"]
#[inline(always)]
pub fn is_slave(&self) -> bool {
**self == MSTMOD_A::SLAVE
}
#[doc = "Checks if the value of the field is `MASTER`"]
#[inline(always)]
pub fn is_master(&self) -> bool {
**self == MSTMOD_A::MASTER
}
}
impl core::ops::Deref for MSTMOD_R {
type Target = crate::FieldReader<bool, MSTMOD_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `MSTMOD` writer - Master selection"]
pub struct MSTMOD_W<'a> {
w: &'a mut W,
}
impl<'a> MSTMOD_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: MSTMOD_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "Slave configuration"]
#[inline(always)]
pub fn slave(self) -> &'a mut W {
self.variant(MSTMOD_A::SLAVE)
}
#[doc = "Master configuration"]
#[inline(always)]
pub fn master(self) -> &'a mut W {
self.variant(MSTMOD_A::MASTER)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 2)) | ((value as u16 & 0x01) << 2);
self.w
}
}
#[doc = "Clock Polarity Selection\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CKPL_A {
#[doc = "0: CLK pulled low when idle"]
IDLELOW = 0,
#[doc = "1: CLK pulled high when idle"]
IDLEHIGH = 1,
}
impl From<CKPL_A> for bool {
#[inline(always)]
fn from(variant: CKPL_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `CKPL` reader - Clock Polarity Selection"]
pub struct CKPL_R(crate::FieldReader<bool, CKPL_A>);
impl CKPL_R {
pub(crate) fn new(bits: bool) -> Self {
CKPL_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> CKPL_A {
match self.bits {
false => CKPL_A::IDLELOW,
true => CKPL_A::IDLEHIGH,
}
}
#[doc = "Checks if the value of the field is `IDLELOW`"]
#[inline(always)]
pub fn is_idle_low(&self) -> bool {
**self == CKPL_A::IDLELOW
}
#[doc = "Checks if the value of the field is `IDLEHIGH`"]
#[inline(always)]
pub fn is_idle_high(&self) -> bool {
**self == CKPL_A::IDLEHIGH
}
}
impl core::ops::Deref for CKPL_R {
type Target = crate::FieldReader<bool, CKPL_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `CKPL` writer - Clock Polarity Selection"]
pub struct CKPL_W<'a> {
w: &'a mut W,
}
impl<'a> CKPL_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: CKPL_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "CLK pulled low when idle"]
#[inline(always)]
pub fn idle_low(self) -> &'a mut W {
self.variant(CKPL_A::IDLELOW)
}
#[doc = "CLK pulled high when idle"]
#[inline(always)]
pub fn idle_high(self) -> &'a mut W {
self.variant(CKPL_A::IDLEHIGH)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !(0x01 << 1)) | ((value as u16 & 0x01) << 1);
self.w
}
}
#[doc = "Clock Phase Selection\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum CKPH_A {
#[doc = "0: The first clock transition is the first data capture edge"]
FIRSTEDGE = 0,
#[doc = "1: The second clock transition is the first data capture edge"]
SECONDEDGE = 1,
}
impl From<CKPH_A> for bool {
#[inline(always)]
fn from(variant: CKPH_A) -> Self {
variant as u8 != 0
}
}
#[doc = "Field `CKPH` reader - Clock Phase Selection"]
pub struct CKPH_R(crate::FieldReader<bool, CKPH_A>);
impl CKPH_R {
pub(crate) fn new(bits: bool) -> Self {
CKPH_R(crate::FieldReader::new(bits))
}
#[doc = r"Get enumerated values variant"]
#[inline(always)]
pub fn variant(&self) -> CKPH_A {
match self.bits {
false => CKPH_A::FIRSTEDGE,
true => CKPH_A::SECONDEDGE,
}
}
#[doc = "Checks if the value of the field is `FIRSTEDGE`"]
#[inline(always)]
pub fn is_first_edge(&self) -> bool {
**self == CKPH_A::FIRSTEDGE
}
#[doc = "Checks if the value of the field is `SECONDEDGE`"]
#[inline(always)]
pub fn is_second_edge(&self) -> bool {
**self == CKPH_A::SECONDEDGE
}
}
impl core::ops::Deref for CKPH_R {
type Target = crate::FieldReader<bool, CKPH_A>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `CKPH` writer - Clock Phase Selection"]
pub struct CKPH_W<'a> {
w: &'a mut W,
}
impl<'a> CKPH_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: CKPH_A) -> &'a mut W {
self.bit(variant.into())
}
#[doc = "The first clock transition is the first data capture edge"]
#[inline(always)]
pub fn first_edge(self) -> &'a mut W {
self.variant(CKPH_A::FIRSTEDGE)
}
#[doc = "The second clock transition is the first data capture edge"]
#[inline(always)]
pub fn second_edge(self) -> &'a mut W {
self.variant(CKPH_A::SECONDEDGE)
}
#[doc = r"Sets the field bit"]
#[inline(always)]
pub fn set_bit(self) -> &'a mut W {
self.bit(true)
}
#[doc = r"Clears the field bit"]
#[inline(always)]
pub fn clear_bit(self) -> &'a mut W {
self.bit(false)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub fn bit(self, value: bool) -> &'a mut W {
self.w.bits = (self.w.bits & !0x01) | (value as u16 & 0x01);
self.w
}
}
impl R {
#[doc = "Bit 15 - Bidirectional enable"]
#[inline(always)]
pub fn bden(&self) -> BDEN_R {
BDEN_R::new(((self.bits >> 15) & 0x01) != 0)
}
#[doc = "Bit 14 - Bidirectional Transmit output enable"]
#[inline(always)]
pub fn bdoen(&self) -> BDOEN_R {
BDOEN_R::new(((self.bits >> 14) & 0x01) != 0)
}
#[doc = "Bit 13 - Hardware CRC calculation enable"]
#[inline(always)]
pub fn crcen(&self) -> CRCEN_R {
CRCEN_R::new(((self.bits >> 13) & 0x01) != 0)
}
#[doc = "Bit 12 - CRC transfer next"]
#[inline(always)]
pub fn crcnt(&self) -> CRCNT_R {
CRCNT_R::new(((self.bits >> 12) & 0x01) != 0)
}
#[doc = "Bit 11 - Data frame format"]
#[inline(always)]
pub fn ff16(&self) -> FF16_R {
FF16_R::new(((self.bits >> 11) & 0x01) != 0)
}
#[doc = "Bit 10 - Receive only"]
#[inline(always)]
pub fn ro(&self) -> RO_R {
RO_R::new(((self.bits >> 10) & 0x01) != 0)
}
#[doc = "Bit 9 - NSS Software Mode Selection"]
#[inline(always)]
pub fn swnssen(&self) -> SWNSSEN_R {
SWNSSEN_R::new(((self.bits >> 9) & 0x01) != 0)
}
#[doc = "Bit 8 - NSS Pin Selection In NSS Software Mode"]
#[inline(always)]
pub fn swnss(&self) -> SWNSS_R {
SWNSS_R::new(((self.bits >> 8) & 0x01) != 0)
}
#[doc = "Bit 7 - LSB First Mode"]
#[inline(always)]
pub fn lf(&self) -> LF_R {
LF_R::new(((self.bits >> 7) & 0x01) != 0)
}
#[doc = "Bit 6 - SPI enable"]
#[inline(always)]
pub fn spien(&self) -> SPIEN_R {
SPIEN_R::new(((self.bits >> 6) & 0x01) != 0)
}
#[doc = "Bits 3:5 - Master Clock Prescaler Selection"]
#[inline(always)]
pub fn psc(&self) -> PSC_R {
PSC_R::new(((self.bits >> 3) & 0x07) as u8)
}
#[doc = "Bit 2 - Master selection"]
#[inline(always)]
pub fn mstmod(&self) -> MSTMOD_R {
MSTMOD_R::new(((self.bits >> 2) & 0x01) != 0)
}
#[doc = "Bit 1 - Clock Polarity Selection"]
#[inline(always)]
pub fn ckpl(&self) -> CKPL_R {
CKPL_R::new(((self.bits >> 1) & 0x01) != 0)
}
#[doc = "Bit 0 - Clock Phase Selection"]
#[inline(always)]
pub fn ckph(&self) -> CKPH_R {
CKPH_R::new((self.bits & 0x01) != 0)
}
}
impl W {
#[doc = "Bit 15 - Bidirectional enable"]
#[inline(always)]
pub fn bden(&mut self) -> BDEN_W {
BDEN_W { w: self }
}
#[doc = "Bit 14 - Bidirectional Transmit output enable"]
#[inline(always)]
pub fn bdoen(&mut self) -> BDOEN_W {
BDOEN_W { w: self }
}
#[doc = "Bit 13 - Hardware CRC calculation enable"]
#[inline(always)]
pub fn crcen(&mut self) -> CRCEN_W {
CRCEN_W { w: self }
}
#[doc = "Bit 12 - CRC transfer next"]
#[inline(always)]
pub fn crcnt(&mut self) -> CRCNT_W {
CRCNT_W { w: self }
}
#[doc = "Bit 11 - Data frame format"]
#[inline(always)]
pub fn ff16(&mut self) -> FF16_W {
FF16_W { w: self }
}
#[doc = "Bit 10 - Receive only"]
#[inline(always)]
pub fn ro(&mut self) -> RO_W {
RO_W { w: self }
}
#[doc = "Bit 9 - NSS Software Mode Selection"]
#[inline(always)]
pub fn swnssen(&mut self) -> SWNSSEN_W {
SWNSSEN_W { w: self }
}
#[doc = "Bit 8 - NSS Pin Selection In NSS Software Mode"]
#[inline(always)]
pub fn swnss(&mut self) -> SWNSS_W {
SWNSS_W { w: self }
}
#[doc = "Bit 7 - LSB First Mode"]
#[inline(always)]
pub fn lf(&mut self) -> LF_W {
LF_W { w: self }
}
#[doc = "Bit 6 - SPI enable"]
#[inline(always)]
pub fn spien(&mut self) -> SPIEN_W {
SPIEN_W { w: self }
}
#[doc = "Bits 3:5 - Master Clock Prescaler Selection"]
#[inline(always)]
pub fn psc(&mut self) -> PSC_W {
PSC_W { w: self }
}
#[doc = "Bit 2 - Master selection"]
#[inline(always)]
pub fn mstmod(&mut self) -> MSTMOD_W {
MSTMOD_W { w: self }
}
#[doc = "Bit 1 - Clock Polarity Selection"]
#[inline(always)]
pub fn ckpl(&mut self) -> CKPL_W {
CKPL_W { w: self }
}
#[doc = "Bit 0 - Clock Phase Selection"]
#[inline(always)]
pub fn ckph(&mut self) -> CKPH_W {
CKPH_W { w: self }
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "control register 0\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ctl0](index.html) module"]
pub struct CTL0_SPEC;
impl crate::RegisterSpec for CTL0_SPEC {
type Ux = u16;
}
#[doc = "`read()` method returns [ctl0::R](R) reader structure"]
impl crate::Readable for CTL0_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ctl0::W](W) writer structure"]
impl crate::Writable for CTL0_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets CTL0 to value 0"]
impl crate::Resettable for CTL0_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}