1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
#[doc = "Register `CTL` writer"]
pub struct W(crate::W<CTL_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<CTL_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<CTL_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<CTL_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Key value\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u16)]
pub enum CMD_AW {
#[doc = "21845: Enable access to PR, RLR and WINR registers (0x5555)"]
ENABLE = 21845,
#[doc = "43690: Reset the watchdog value (0xAAAA)"]
RESET = 43690,
#[doc = "52428: Start the watchdog (0xCCCC)"]
START = 52428,
}
impl From<CMD_AW> for u16 {
#[inline(always)]
fn from(variant: CMD_AW) -> Self {
variant as _
}
}
#[doc = "Field `CMD` writer - Key value"]
pub struct CMD_W<'a> {
w: &'a mut W,
}
impl<'a> CMD_W<'a> {
#[doc = r"Writes `variant` to the field"]
#[inline(always)]
pub fn variant(self, variant: CMD_AW) -> &'a mut W {
unsafe { self.bits(variant.into()) }
}
#[doc = "Enable access to PR, RLR and WINR registers (0x5555)"]
#[inline(always)]
pub fn enable(self) -> &'a mut W {
self.variant(CMD_AW::ENABLE)
}
#[doc = "Reset the watchdog value (0xAAAA)"]
#[inline(always)]
pub fn reset(self) -> &'a mut W {
self.variant(CMD_AW::RESET)
}
#[doc = "Start the watchdog (0xCCCC)"]
#[inline(always)]
pub fn start(self) -> &'a mut W {
self.variant(CMD_AW::START)
}
#[doc = r"Writes raw bits to the field"]
#[inline(always)]
pub unsafe fn bits(self, value: u16) -> &'a mut W {
self.w.bits = (self.w.bits & !0xffff) | (value as u16 & 0xffff);
self.w
}
}
impl W {
#[doc = "Bits 0:15 - Key value"]
#[inline(always)]
pub fn cmd(&mut self) -> CMD_W {
CMD_W { w: self }
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u16) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Control register\n\nThis register you can [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ctl](index.html) module"]
pub struct CTL_SPEC;
impl crate::RegisterSpec for CTL_SPEC {
type Ux = u16;
}
#[doc = "`write(|w| ..)` method takes [ctl::W](W) writer structure"]
impl crate::Writable for CTL_SPEC {
type Writer = W;
}
#[doc = "`reset()` method sets CTL to value 0"]
impl crate::Resettable for CTL_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}