Struct gd32f1::gd32f130::timer0::cchp::W [−][src]
pub struct W(_);
Register CCHP
writer
Implementations
impl W
[src]
impl W
[src]pub fn poen(&mut self) -> POEN_W<'_>
[src]
Bit 15 - Primary output enable
pub fn oaen(&mut self) -> OAEN_W<'_>
[src]
Bit 14 - Output automatic enable
pub fn brkp(&mut self) -> BRKP_W<'_>
[src]
Bit 13 - Break polarity
pub fn brken(&mut self) -> BRKEN_W<'_>
[src]
Bit 12 - Break enable
pub fn ros(&mut self) -> ROS_W<'_>
[src]
Bit 11 - Run mode off-state configure
pub fn ios(&mut self) -> IOS_W<'_>
[src]
Bit 10 - Idle mode off-state configure
pub fn prot(&mut self) -> PROT_W<'_>
[src]
Bits 8:9 - Complementary register protect control
pub fn dtcfg(&mut self) -> DTCFG_W<'_>
[src]
Bits 0:7 - Dead time configure
pub unsafe fn bits(&mut self, bits: u16) -> &mut Self
[src]
Writes raw bits to the register.