1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
#[doc = "Reader of register GPIO_PIN12"]
pub struct R(crate::R<GPIO_PIN12_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<GPIO_PIN12_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::convert::From<crate::R<GPIO_PIN12_SPEC>> for R {
    fn from(reader: crate::R<GPIO_PIN12_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Writer for register GPIO_PIN12"]
pub struct W(crate::W<GPIO_PIN12_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<GPIO_PIN12_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl core::convert::From<crate::W<GPIO_PIN12_SPEC>> for W {
    fn from(writer: crate::W<GPIO_PIN12_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Reader of field `GPIO_PIN12_WAKEUP_ENABLE`"]
pub struct GPIO_PIN12_WAKEUP_ENABLE_R(crate::FieldReader<bool, bool>);
impl GPIO_PIN12_WAKEUP_ENABLE_R {
    pub(crate) fn new(bits: bool) -> Self {
        GPIO_PIN12_WAKEUP_ENABLE_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for GPIO_PIN12_WAKEUP_ENABLE_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Write proxy for field `GPIO_PIN12_WAKEUP_ENABLE`"]
pub struct GPIO_PIN12_WAKEUP_ENABLE_W<'a> {
    w: &'a mut W,
}
impl<'a> GPIO_PIN12_WAKEUP_ENABLE_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 10)) | (((value as u32) & 0x01) << 10);
        self.w
    }
}
#[doc = "0: disable; 1: positive edge; 2: negative edge; 3: both types of edge; 4: low-level; 5: high-level\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
#[repr(u8)]
pub enum GPIO_PIN12_INT_TYPE_A {
    #[doc = "0: interrupt is disabled"]
    DISABLED = 0,
    #[doc = "1: interrupt is triggered on the positive edge"]
    POSITIVE_EDGE = 1,
    #[doc = "2: interrupt is triggered on the negative edge"]
    NEGATIVE_EDGE = 2,
    #[doc = "3: interrupt is triggered on both edges"]
    BOTH_EDGES = 3,
    #[doc = "4: interrupt is triggered on the low level"]
    LOW_LEVEL = 4,
    #[doc = "5: interrupt is triggered on the high level"]
    HIGH_LEVEL = 5,
}
impl From<GPIO_PIN12_INT_TYPE_A> for u8 {
    #[inline(always)]
    fn from(variant: GPIO_PIN12_INT_TYPE_A) -> Self {
        variant as _
    }
}
#[doc = "Reader of field `GPIO_PIN12_INT_TYPE`"]
pub struct GPIO_PIN12_INT_TYPE_R(crate::FieldReader<u8, GPIO_PIN12_INT_TYPE_A>);
impl GPIO_PIN12_INT_TYPE_R {
    pub(crate) fn new(bits: u8) -> Self {
        GPIO_PIN12_INT_TYPE_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> crate::Variant<u8, GPIO_PIN12_INT_TYPE_A> {
        use crate::Variant::*;
        match self.bits {
            0 => Val(GPIO_PIN12_INT_TYPE_A::DISABLED),
            1 => Val(GPIO_PIN12_INT_TYPE_A::POSITIVE_EDGE),
            2 => Val(GPIO_PIN12_INT_TYPE_A::NEGATIVE_EDGE),
            3 => Val(GPIO_PIN12_INT_TYPE_A::BOTH_EDGES),
            4 => Val(GPIO_PIN12_INT_TYPE_A::LOW_LEVEL),
            5 => Val(GPIO_PIN12_INT_TYPE_A::HIGH_LEVEL),
            i => Res(i),
        }
    }
    #[doc = "Checks if the value of the field is `DISABLED`"]
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        **self == GPIO_PIN12_INT_TYPE_A::DISABLED
    }
    #[doc = "Checks if the value of the field is `POSITIVE_EDGE`"]
    #[inline(always)]
    pub fn is_positive_edge(&self) -> bool {
        **self == GPIO_PIN12_INT_TYPE_A::POSITIVE_EDGE
    }
    #[doc = "Checks if the value of the field is `NEGATIVE_EDGE`"]
    #[inline(always)]
    pub fn is_negative_edge(&self) -> bool {
        **self == GPIO_PIN12_INT_TYPE_A::NEGATIVE_EDGE
    }
    #[doc = "Checks if the value of the field is `BOTH_EDGES`"]
    #[inline(always)]
    pub fn is_both_edges(&self) -> bool {
        **self == GPIO_PIN12_INT_TYPE_A::BOTH_EDGES
    }
    #[doc = "Checks if the value of the field is `LOW_LEVEL`"]
    #[inline(always)]
    pub fn is_low_level(&self) -> bool {
        **self == GPIO_PIN12_INT_TYPE_A::LOW_LEVEL
    }
    #[doc = "Checks if the value of the field is `HIGH_LEVEL`"]
    #[inline(always)]
    pub fn is_high_level(&self) -> bool {
        **self == GPIO_PIN12_INT_TYPE_A::HIGH_LEVEL
    }
}
impl core::ops::Deref for GPIO_PIN12_INT_TYPE_R {
    type Target = crate::FieldReader<u8, GPIO_PIN12_INT_TYPE_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Write proxy for field `GPIO_PIN12_INT_TYPE`"]
pub struct GPIO_PIN12_INT_TYPE_W<'a> {
    w: &'a mut W,
}
impl<'a> GPIO_PIN12_INT_TYPE_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: GPIO_PIN12_INT_TYPE_A) -> &'a mut W {
        unsafe { self.bits(variant.into()) }
    }
    #[doc = "interrupt is disabled"]
    #[inline(always)]
    pub fn disabled(self) -> &'a mut W {
        self.variant(GPIO_PIN12_INT_TYPE_A::DISABLED)
    }
    #[doc = "interrupt is triggered on the positive edge"]
    #[inline(always)]
    pub fn positive_edge(self) -> &'a mut W {
        self.variant(GPIO_PIN12_INT_TYPE_A::POSITIVE_EDGE)
    }
    #[doc = "interrupt is triggered on the negative edge"]
    #[inline(always)]
    pub fn negative_edge(self) -> &'a mut W {
        self.variant(GPIO_PIN12_INT_TYPE_A::NEGATIVE_EDGE)
    }
    #[doc = "interrupt is triggered on both edges"]
    #[inline(always)]
    pub fn both_edges(self) -> &'a mut W {
        self.variant(GPIO_PIN12_INT_TYPE_A::BOTH_EDGES)
    }
    #[doc = "interrupt is triggered on the low level"]
    #[inline(always)]
    pub fn low_level(self) -> &'a mut W {
        self.variant(GPIO_PIN12_INT_TYPE_A::LOW_LEVEL)
    }
    #[doc = "interrupt is triggered on the high level"]
    #[inline(always)]
    pub fn high_level(self) -> &'a mut W {
        self.variant(GPIO_PIN12_INT_TYPE_A::HIGH_LEVEL)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x07 << 7)) | (((value as u32) & 0x07) << 7);
        self.w
    }
}
#[doc = "1: open drain; 0: normal\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum GPIO_PIN12_DRIVER_A {
    #[doc = "0: open drain"]
    OPEN_DRAIN = 0,
    #[doc = "1: normal"]
    NORMAL = 1,
}
impl From<GPIO_PIN12_DRIVER_A> for bool {
    #[inline(always)]
    fn from(variant: GPIO_PIN12_DRIVER_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Reader of field `GPIO_PIN12_DRIVER`"]
pub struct GPIO_PIN12_DRIVER_R(crate::FieldReader<bool, GPIO_PIN12_DRIVER_A>);
impl GPIO_PIN12_DRIVER_R {
    pub(crate) fn new(bits: bool) -> Self {
        GPIO_PIN12_DRIVER_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> GPIO_PIN12_DRIVER_A {
        match self.bits {
            false => GPIO_PIN12_DRIVER_A::OPEN_DRAIN,
            true => GPIO_PIN12_DRIVER_A::NORMAL,
        }
    }
    #[doc = "Checks if the value of the field is `OPEN_DRAIN`"]
    #[inline(always)]
    pub fn is_open_drain(&self) -> bool {
        **self == GPIO_PIN12_DRIVER_A::OPEN_DRAIN
    }
    #[doc = "Checks if the value of the field is `NORMAL`"]
    #[inline(always)]
    pub fn is_normal(&self) -> bool {
        **self == GPIO_PIN12_DRIVER_A::NORMAL
    }
}
impl core::ops::Deref for GPIO_PIN12_DRIVER_R {
    type Target = crate::FieldReader<bool, GPIO_PIN12_DRIVER_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Write proxy for field `GPIO_PIN12_DRIVER`"]
pub struct GPIO_PIN12_DRIVER_W<'a> {
    w: &'a mut W,
}
impl<'a> GPIO_PIN12_DRIVER_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: GPIO_PIN12_DRIVER_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "open drain"]
    #[inline(always)]
    pub fn open_drain(self) -> &'a mut W {
        self.variant(GPIO_PIN12_DRIVER_A::OPEN_DRAIN)
    }
    #[doc = "normal"]
    #[inline(always)]
    pub fn normal(self) -> &'a mut W {
        self.variant(GPIO_PIN12_DRIVER_A::NORMAL)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 2)) | (((value as u32) & 0x01) << 2);
        self.w
    }
}
#[doc = "1: sigma-delta; 0: GPIO_DATA\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq)]
pub enum GPIO_PIN12_SOURCE_A {
    #[doc = "0: sigma-delta"]
    SIGMA_DELTA = 0,
    #[doc = "1: gpio data"]
    GPIO_DATA = 1,
}
impl From<GPIO_PIN12_SOURCE_A> for bool {
    #[inline(always)]
    fn from(variant: GPIO_PIN12_SOURCE_A) -> Self {
        variant as u8 != 0
    }
}
#[doc = "Reader of field `GPIO_PIN12_SOURCE`"]
pub struct GPIO_PIN12_SOURCE_R(crate::FieldReader<bool, GPIO_PIN12_SOURCE_A>);
impl GPIO_PIN12_SOURCE_R {
    pub(crate) fn new(bits: bool) -> Self {
        GPIO_PIN12_SOURCE_R(crate::FieldReader::new(bits))
    }
    #[doc = r"Get enumerated values variant"]
    #[inline(always)]
    pub fn variant(&self) -> GPIO_PIN12_SOURCE_A {
        match self.bits {
            false => GPIO_PIN12_SOURCE_A::SIGMA_DELTA,
            true => GPIO_PIN12_SOURCE_A::GPIO_DATA,
        }
    }
    #[doc = "Checks if the value of the field is `SIGMA_DELTA`"]
    #[inline(always)]
    pub fn is_sigma_delta(&self) -> bool {
        **self == GPIO_PIN12_SOURCE_A::SIGMA_DELTA
    }
    #[doc = "Checks if the value of the field is `GPIO_DATA`"]
    #[inline(always)]
    pub fn is_gpio_data(&self) -> bool {
        **self == GPIO_PIN12_SOURCE_A::GPIO_DATA
    }
}
impl core::ops::Deref for GPIO_PIN12_SOURCE_R {
    type Target = crate::FieldReader<bool, GPIO_PIN12_SOURCE_A>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Write proxy for field `GPIO_PIN12_SOURCE`"]
pub struct GPIO_PIN12_SOURCE_W<'a> {
    w: &'a mut W,
}
impl<'a> GPIO_PIN12_SOURCE_W<'a> {
    #[doc = r"Writes `variant` to the field"]
    #[inline(always)]
    pub fn variant(self, variant: GPIO_PIN12_SOURCE_A) -> &'a mut W {
        self.bit(variant.into())
    }
    #[doc = "sigma-delta"]
    #[inline(always)]
    pub fn sigma_delta(self) -> &'a mut W {
        self.variant(GPIO_PIN12_SOURCE_A::SIGMA_DELTA)
    }
    #[doc = "gpio data"]
    #[inline(always)]
    pub fn gpio_data(self) -> &'a mut W {
        self.variant(GPIO_PIN12_SOURCE_A::GPIO_DATA)
    }
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
impl R {
    #[doc = "Bit 10 - 0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE is 0x4 or 0x5"]
    #[inline(always)]
    pub fn gpio_pin12_wakeup_enable(&self) -> GPIO_PIN12_WAKEUP_ENABLE_R {
        GPIO_PIN12_WAKEUP_ENABLE_R::new(((self.bits >> 10) & 0x01) != 0)
    }
    #[doc = "Bits 7:9 - 0: disable; 1: positive edge; 2: negative edge; 3: both types of edge; 4: low-level; 5: high-level"]
    #[inline(always)]
    pub fn gpio_pin12_int_type(&self) -> GPIO_PIN12_INT_TYPE_R {
        GPIO_PIN12_INT_TYPE_R::new(((self.bits >> 7) & 0x07) as u8)
    }
    #[doc = "Bit 2 - 1: open drain; 0: normal"]
    #[inline(always)]
    pub fn gpio_pin12_driver(&self) -> GPIO_PIN12_DRIVER_R {
        GPIO_PIN12_DRIVER_R::new(((self.bits >> 2) & 0x01) != 0)
    }
    #[doc = "Bit 0 - 1: sigma-delta; 0: GPIO_DATA"]
    #[inline(always)]
    pub fn gpio_pin12_source(&self) -> GPIO_PIN12_SOURCE_R {
        GPIO_PIN12_SOURCE_R::new((self.bits & 0x01) != 0)
    }
}
impl W {
    #[doc = "Bit 10 - 0: disable; 1: enable GPIO wakeup CPU, only when GPIO_PIN0_INT_TYPE is 0x4 or 0x5"]
    #[inline(always)]
    pub fn gpio_pin12_wakeup_enable(&mut self) -> GPIO_PIN12_WAKEUP_ENABLE_W {
        GPIO_PIN12_WAKEUP_ENABLE_W { w: self }
    }
    #[doc = "Bits 7:9 - 0: disable; 1: positive edge; 2: negative edge; 3: both types of edge; 4: low-level; 5: high-level"]
    #[inline(always)]
    pub fn gpio_pin12_int_type(&mut self) -> GPIO_PIN12_INT_TYPE_W {
        GPIO_PIN12_INT_TYPE_W { w: self }
    }
    #[doc = "Bit 2 - 1: open drain; 0: normal"]
    #[inline(always)]
    pub fn gpio_pin12_driver(&mut self) -> GPIO_PIN12_DRIVER_W {
        GPIO_PIN12_DRIVER_W { w: self }
    }
    #[doc = "Bit 0 - 1: sigma-delta; 0: GPIO_DATA"]
    #[inline(always)]
    pub fn gpio_pin12_source(&mut self) -> GPIO_PIN12_SOURCE_W {
        GPIO_PIN12_SOURCE_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "GPIO_PIN12\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [gpio_pin12](index.html) module"]
pub struct GPIO_PIN12_SPEC;
impl crate::RegisterSpec for GPIO_PIN12_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [gpio_pin12::R](R) reader structure"]
impl crate::Readable for GPIO_PIN12_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [gpio_pin12::W](W) writer structure"]
impl crate::Writable for GPIO_PIN12_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets GPIO_PIN12 to value 0"]
impl crate::Resettable for GPIO_PIN12_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}