Docs.rs
  • esp32s3-0.33.0
    • esp32s3 0.33.0
    • Permalink
    • Docs.rs crate page
    • MIT OR Apache-2.0
    • Links
    • Repository
    • crates.io
    • Source
    • Owners
    • jessebraham
    • github:esp-rs:espressif
    • Dependencies
      • critical-section ^1.2.0 normal optional
      • defmt ^1.0.1 normal optional
      • vcell ^0.1.3 normal
    • Versions
    • 100% of the crate is documented
  • Platform
    • i686-pc-windows-msvc
    • i686-unknown-linux-gnu
    • x86_64-apple-darwin
    • x86_64-pc-windows-msvc
    • x86_64-unknown-linux-gnu
  • Feature flags
  • docs.rs
    • About docs.rs
    • Badges
    • Builds
    • Metadata
    • Shorthand URLs
    • Download
    • Rustdoc JSON
    • Build queue
    • Privacy policy
  • Rust
    • Rust website
    • The Book
    • Standard Library API Reference
    • Rust by Example
    • The Cargo Guide
    • Clippy Documentation

Crate esp32s3

logo

esp32s30.33.0

  • All Items

Crate Items

  • Re-exports
  • Modules
  • Structs
  • Enums
  • Constants
  • Type Aliases

Crates

  • esp32s3

Crate esp32s3

Source
Expand description

Peripheral access API for ESP32-S3 microcontrollers (generated using svd2rust v0.36.1 ( ))

You can find an overview of the generated API here.

API features to be included in the next svd2rust release can be generated by cloning the svd2rust repository, checking out the above commit, and running cargo doc --open.

Re-exports§

pub use self::i2c0 as i2c1;
pub use self::mcpwm0 as mcpwm1;
pub use self::spi2 as spi3;
pub use self::timg0 as timg1;
pub use self::uart0 as uart1;
pub use self::uart0 as uart2;
pub use self::uhci0 as uhci1;

Modules§

aes
AES (Advanced Encryption Standard) Accelerator
apb_ctrl
APB (Advanced Peripheral Bus) Controller
apb_saradc
SAR (Successive Approximation Register) Analog-to-Digital Converter
assist_debug
Debug Assist
bb
BB Peripheral
dma
DMA (Direct Memory Access) Controller
ds
Digital Signature
efuse
eFuse Controller
extmem
External Memory
fe
need des
fe2
need des
generic
Common register and bit access and modify traits
gpio
General Purpose Input/Output
gpio_sd
Sigma-Delta Modulation
hmac
HMAC (Hash-based Message Authentication Code) Accelerator
i2c0
I2C (Inter-Integrated Circuit) Controller 0
i2s0
I2S (Inter-IC Sound) Controller 0
i2s1
I2S (Inter-IC Sound) Controller 1
interrupt_core0
Interrupt Controller (Core 0)
interrupt_core1
Interrupt Controller (Core 1)
io_mux
Input/Output Multiplexer
lcd_cam
Camera/LCD Controller
ledc
LED Control PWM (Pulse Width Modulation)
mcpwm0
Motor Control Pulse-Width Modulation 0
nrx
NRX Peripheral
pcnt
Pulse Count Controller
peri_backup
PERI_BACKUP Peripheral
rmt
Remote Control
rng
Hardware Random Number Generator
rsa
RSA (Rivest Shamir Adleman) Accelerator
rtc_cntl
Real-Time Clock Control
rtc_i2c
Low-power I2C (Inter-Integrated Circuit) Controller
rtc_io
Low-power Input/Output
sdhost
SD/MMC Host Controller
sens
SENS Peripheral
sensitive
SENSITIVE Peripheral
sha
SHA (Secure Hash Algorithm) Accelerator
spi0
SPI (Serial Peripheral Interface) Controller 0
spi1
SPI (Serial Peripheral Interface) Controller 1
spi2
SPI (Serial Peripheral Interface) Controller 2
system
System Configuration Registers
systimer
System Timer
timg0
Timer Group 0
twai0
Two-Wire Automotive Interface
uart0
UART (Universal Asynchronous Receiver-Transmitter) Controller 0
uhci0
Universal Host Controller Interface 0
usb0
USB OTG (On-The-Go)
usb_device
Full-speed USB Serial/JTAG Controller
usb_wrap
USB_WRAP Peripheral
wcl
WCL Peripheral
xts_aes
XTS-AES-128 Flash Encryption

Structs§

Peripherals
All the peripherals.
TryFromInterruptError
TryFromInterruptError

Enums§

Interrupt
Enumeration of all the interrupts.

Constants§

NVIC_PRIO_BITS
Number available in the NVIC for configuring priority

Type Aliases§

AES
AES (Advanced Encryption Standard) Accelerator
APB_CTRL
APB (Advanced Peripheral Bus) Controller
APB_SARADC
SAR (Successive Approximation Register) Analog-to-Digital Converter
ASSIST_DEBUG
Debug Assist
BB
BB Peripheral
DMA
DMA (Direct Memory Access) Controller
DS
Digital Signature
EFUSE
eFuse Controller
EXTMEM
External Memory
FE
need des
FE2
need des
GPIO
General Purpose Input/Output
GPIO_SD
Sigma-Delta Modulation
HMAC
HMAC (Hash-based Message Authentication Code) Accelerator
I2C0
I2C (Inter-Integrated Circuit) Controller 0
I2C1
I2C (Inter-Integrated Circuit) Controller 1
I2S0
I2S (Inter-IC Sound) Controller 0
I2S1
I2S (Inter-IC Sound) Controller 1
INTERRUPT_CORE0
Interrupt Controller (Core 0)
INTERRUPT_CORE1
Interrupt Controller (Core 1)
IO_MUX
Input/Output Multiplexer
LCD_CAM
Camera/LCD Controller
LEDC
LED Control PWM (Pulse Width Modulation)
MCPWM0
Motor Control Pulse-Width Modulation 0
MCPWM1
Motor Control Pulse-Width Modulation 1
NRX
NRX Peripheral
PCNT
Pulse Count Controller
PERI_BACKUP
PERI_BACKUP Peripheral
RMT
Remote Control
RNG
Hardware Random Number Generator
RSA
RSA (Rivest Shamir Adleman) Accelerator
RTC_CNTL
Real-Time Clock Control
RTC_I2C
Low-power I2C (Inter-Integrated Circuit) Controller
RTC_IO
Low-power Input/Output
SDHOST
SD/MMC Host Controller
SENS
SENS Peripheral
SENSITIVE
SENSITIVE Peripheral
SHA
SHA (Secure Hash Algorithm) Accelerator
SPI0
SPI (Serial Peripheral Interface) Controller 0
SPI1
SPI (Serial Peripheral Interface) Controller 1
SPI2
SPI (Serial Peripheral Interface) Controller 2
SPI3
SPI (Serial Peripheral Interface) Controller 3
SYSTEM
System Configuration Registers
SYSTIMER
System Timer
TIMG0
Timer Group 0
TIMG1
Timer Group 1
TWAI0
Two-Wire Automotive Interface
UART0
UART (Universal Asynchronous Receiver-Transmitter) Controller 0
UART1
UART (Universal Asynchronous Receiver-Transmitter) Controller 1
UART2
UART (Universal Asynchronous Receiver-Transmitter) Controller 2
UHCI0
Universal Host Controller Interface 0
UHCI1
Universal Host Controller Interface 1
USB0
USB OTG (On-The-Go)
USB_DEVICE
Full-speed USB Serial/JTAG Controller
USB_WRAP
USB_WRAP Peripheral
WCL
WCL Peripheral
XTS_AES
XTS-AES-128 Flash Encryption

Results

Settings
Help
    module
    esp32s3::ds
    Digital Signature
    type alias
    esp32s3::DS
    Digital Signature
    struct field
    esp32s3::Peripherals::DS
    DS
    method
    esp32s3::uart0::status::R::dsrn
    Bit 13 - The register represent the level value of the …
    type alias
    esp32s3::usb0::DSTS
    DSTS (r) register accessor:
    method
    esp32s3::usb0::RegisterBlock::dsts
    0x808 -
    module
    esp32s3::usb0::dsts
    type alias
    esp32s3::uart0::status::DSRN_R
    Field DSRN reader - The register represent the level value …
    module
    esp32s3::sdhost::dscaddr
    Host descriptor address pointer
    type alias
    esp32s3::sdhost::DSCADDR
    DSCADDR (r) register accessor: Host descriptor address …
    method
    esp32s3::sdhost::RegisterBlock::dscaddr
    0x94 - Host descriptor address pointer
    method
    esp32s3::sdhost::dscaddr::R::dscaddr
    Bits 0:31 - Host Descriptor Address Pointer, updated by …
    method
    esp32s3::uart0::int_clr::W::dsr_chg
    Bit 5 - Set this bit to clear the dsr_chg_int_raw …
    method
    esp32s3::uart0::int_ena::R::dsr_chg
    Bit 5 - This is the enable bit for dsr_chg_int_st register.
    method
    esp32s3::uart0::int_ena::W::dsr_chg
    Bit 5 - This is the enable bit for dsr_chg_int_st register.
    method
    esp32s3::uart0::int_raw::R::dsr_chg
    Bit 5 - This interrupt raw bit turns to high level when …
    method
    esp32s3::uart0::int_raw::W::dsr_chg
    Bit 5 - This interrupt raw bit turns to high level when …
    method
    esp32s3::uart0::int_st::R::dsr_chg
    Bit 5 - This is the status bit for dsr_chg_int_raw when …
    method
    esp32s3::uart0::conf0::R::dsr_inv
    Bit 21 - Set this bit to inverse the level value of uart …
    method
    esp32s3::uart0::conf0::W::dsr_inv
    Bit 21 - Set this bit to inverse the level value of uart …
    type alias
    esp32s3::sdhost::dscaddr::DSCADDR_R
    Field DSCADDR reader - Host Descriptor Address Pointer, …
    type alias
    esp32s3::uart0::int_ena::DSR_CHG_R
    Field DSR_CHG reader - This is the enable bit for …
    type alias
    esp32s3::uart0::int_raw::DSR_CHG_R
    Field DSR_CHG reader - This interrupt raw bit turns to …
    type alias
    esp32s3::uart0::int_st::DSR_CHG_R
    Field DSR_CHG reader - This is the status bit for …
    type alias
    esp32s3::uart0::int_clr::DSR_CHG_W
    Field DSR_CHG writer - Set this bit to clear the …
    type alias
    esp32s3::uart0::int_ena::DSR_CHG_W
    Field DSR_CHG writer - This is the enable bit for …
    type alias
    esp32s3::uart0::int_raw::DSR_CHG_W
    Field DSR_CHG writer - This interrupt raw bit turns to …
    type alias
    esp32s3::uart0::conf0::DSR_INV_R
    Field DSR_INV reader - Set this bit to inverse the level …
    type alias
    esp32s3::uart0::conf0::DSR_INV_W
    Field DSR_INV writer - Set this bit to inverse the level …
    struct
    esp32s3::usb0::dsts::DSTS_SPEC
    You can read this register and get dsts::R. See API.
    struct
    esp32s3::sdhost::dscaddr::DSCADDR_SPEC
    Host descriptor address pointer
    method
    esp32s3::DS::fmt
    &DS, &mut Formatter -> Result
    struct field
    esp32s3::Peripherals::DS
    Peripherals -> DS
    DS