1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
#[doc = "Register `FAULT_DETECT` reader"]
pub struct R(crate::R<FAULT_DETECT_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<FAULT_DETECT_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<FAULT_DETECT_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<FAULT_DETECT_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `FAULT_DETECT` writer"]
pub struct W(crate::W<FAULT_DETECT_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<FAULT_DETECT_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<FAULT_DETECT_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<FAULT_DETECT_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `F0_EN` reader - When set, event_f0 generation is enabled"]
pub type F0_EN_R = crate::BitReader<bool>;
#[doc = "Field `F0_EN` writer - When set, event_f0 generation is enabled"]
pub type F0_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, FAULT_DETECT_SPEC, bool, O>;
#[doc = "Field `F1_EN` reader - When set, event_f1 generation is enabled"]
pub type F1_EN_R = crate::BitReader<bool>;
#[doc = "Field `F1_EN` writer - When set, event_f1 generation is enabled"]
pub type F1_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, FAULT_DETECT_SPEC, bool, O>;
#[doc = "Field `F2_EN` reader - When set, event_f2 generation is enabled"]
pub type F2_EN_R = crate::BitReader<bool>;
#[doc = "Field `F2_EN` writer - When set, event_f2 generation is enabled"]
pub type F2_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, FAULT_DETECT_SPEC, bool, O>;
#[doc = "Field `F0_POLE` reader - Set event_f0 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
pub type F0_POLE_R = crate::BitReader<bool>;
#[doc = "Field `F0_POLE` writer - Set event_f0 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
pub type F0_POLE_W<'a, const O: u8> = crate::BitWriter<'a, u32, FAULT_DETECT_SPEC, bool, O>;
#[doc = "Field `F1_POLE` reader - Set event_f1 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
pub type F1_POLE_R = crate::BitReader<bool>;
#[doc = "Field `F1_POLE` writer - Set event_f1 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
pub type F1_POLE_W<'a, const O: u8> = crate::BitWriter<'a, u32, FAULT_DETECT_SPEC, bool, O>;
#[doc = "Field `F2_POLE` reader - Set event_f2 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
pub type F2_POLE_R = crate::BitReader<bool>;
#[doc = "Field `F2_POLE` writer - Set event_f2 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
pub type F2_POLE_W<'a, const O: u8> = crate::BitWriter<'a, u32, FAULT_DETECT_SPEC, bool, O>;
#[doc = "Field `EVENT_F0` reader - Set and reset by hardware. If set, event_f0 is on going"]
pub type EVENT_F0_R = crate::BitReader<bool>;
#[doc = "Field `EVENT_F1` reader - Set and reset by hardware. If set, event_f1 is on going"]
pub type EVENT_F1_R = crate::BitReader<bool>;
#[doc = "Field `EVENT_F2` reader - Set and reset by hardware. If set, event_f2 is on going"]
pub type EVENT_F2_R = crate::BitReader<bool>;
impl R {
#[doc = "Bit 0 - When set, event_f0 generation is enabled"]
#[inline(always)]
pub fn f0_en(&self) -> F0_EN_R {
F0_EN_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - When set, event_f1 generation is enabled"]
#[inline(always)]
pub fn f1_en(&self) -> F1_EN_R {
F1_EN_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - When set, event_f2 generation is enabled"]
#[inline(always)]
pub fn f2_en(&self) -> F2_EN_R {
F2_EN_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - Set event_f0 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
#[inline(always)]
pub fn f0_pole(&self) -> F0_POLE_R {
F0_POLE_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - Set event_f1 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
#[inline(always)]
pub fn f1_pole(&self) -> F1_POLE_R {
F1_POLE_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - Set event_f2 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
#[inline(always)]
pub fn f2_pole(&self) -> F2_POLE_R {
F2_POLE_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 6 - Set and reset by hardware. If set, event_f0 is on going"]
#[inline(always)]
pub fn event_f0(&self) -> EVENT_F0_R {
EVENT_F0_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 7 - Set and reset by hardware. If set, event_f1 is on going"]
#[inline(always)]
pub fn event_f1(&self) -> EVENT_F1_R {
EVENT_F1_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bit 8 - Set and reset by hardware. If set, event_f2 is on going"]
#[inline(always)]
pub fn event_f2(&self) -> EVENT_F2_R {
EVENT_F2_R::new(((self.bits >> 8) & 1) != 0)
}
}
impl W {
#[doc = "Bit 0 - When set, event_f0 generation is enabled"]
#[inline(always)]
#[must_use]
pub fn f0_en(&mut self) -> F0_EN_W<0> {
F0_EN_W::new(self)
}
#[doc = "Bit 1 - When set, event_f1 generation is enabled"]
#[inline(always)]
#[must_use]
pub fn f1_en(&mut self) -> F1_EN_W<1> {
F1_EN_W::new(self)
}
#[doc = "Bit 2 - When set, event_f2 generation is enabled"]
#[inline(always)]
#[must_use]
pub fn f2_en(&mut self) -> F2_EN_W<2> {
F2_EN_W::new(self)
}
#[doc = "Bit 3 - Set event_f0 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
#[inline(always)]
#[must_use]
pub fn f0_pole(&mut self) -> F0_POLE_W<3> {
F0_POLE_W::new(self)
}
#[doc = "Bit 4 - Set event_f1 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
#[inline(always)]
#[must_use]
pub fn f1_pole(&mut self) -> F1_POLE_W<4> {
F1_POLE_W::new(self)
}
#[doc = "Bit 5 - Set event_f2 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1: level high"]
#[inline(always)]
#[must_use]
pub fn f2_pole(&mut self) -> F2_POLE_W<5> {
F2_POLE_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "Fault detection configuration and status\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [fault_detect](index.html) module"]
pub struct FAULT_DETECT_SPEC;
impl crate::RegisterSpec for FAULT_DETECT_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [fault_detect::R](R) reader structure"]
impl crate::Readable for FAULT_DETECT_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [fault_detect::W](W) writer structure"]
impl crate::Writable for FAULT_DETECT_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets FAULT_DETECT to value 0"]
impl crate::Resettable for FAULT_DETECT_SPEC {
const RESET_VALUE: Self::Ux = 0;
}