1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

#[doc = "Register `Core_1_MESSAGE_PHASE` reader"]
pub type R = crate::R<CORE_1_MESSAGE_PHASE_SPEC>;
#[doc = "Field `CORE_1_MESSAGE_MATCH` reader - This bit indicates whether the check is successful"]
pub type CORE_1_MESSAGE_MATCH_R = crate::BitReader;
#[doc = "Field `CORE_1_MESSAGE_EXPECT` reader - This field indicates the data to be written next time"]
pub type CORE_1_MESSAGE_EXPECT_R = crate::FieldReader;
#[doc = "Field `CORE_1_MESSAGE_DATAPHASE` reader - If this bit is 1, it means that is checking clear write_buffer operation, and is checking data"]
pub type CORE_1_MESSAGE_DATAPHASE_R = crate::BitReader;
#[doc = "Field `CORE_1_MESSAGE_ADDRESSPHASE` reader - If this bit is 1, it means that is checking clear write_buffer operation, and is checking address."]
pub type CORE_1_MESSAGE_ADDRESSPHASE_R = crate::BitReader;
impl R {
    #[doc = "Bit 0 - This bit indicates whether the check is successful"]
    #[inline(always)]
    pub fn core_1_message_match(&self) -> CORE_1_MESSAGE_MATCH_R {
        CORE_1_MESSAGE_MATCH_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bits 1:4 - This field indicates the data to be written next time"]
    #[inline(always)]
    pub fn core_1_message_expect(&self) -> CORE_1_MESSAGE_EXPECT_R {
        CORE_1_MESSAGE_EXPECT_R::new(((self.bits >> 1) & 0x0f) as u8)
    }
    #[doc = "Bit 5 - If this bit is 1, it means that is checking clear write_buffer operation, and is checking data"]
    #[inline(always)]
    pub fn core_1_message_dataphase(&self) -> CORE_1_MESSAGE_DATAPHASE_R {
        CORE_1_MESSAGE_DATAPHASE_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - If this bit is 1, it means that is checking clear write_buffer operation, and is checking address."]
    #[inline(always)]
    pub fn core_1_message_addressphase(&self) -> CORE_1_MESSAGE_ADDRESSPHASE_R {
        CORE_1_MESSAGE_ADDRESSPHASE_R::new(((self.bits >> 6) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("Core_1_MESSAGE_PHASE")
            .field("core_1_message_match", &self.core_1_message_match())
            .field("core_1_message_expect", &self.core_1_message_expect())
            .field("core_1_message_dataphase", &self.core_1_message_dataphase())
            .field(
                "core_1_message_addressphase",
                &self.core_1_message_addressphase(),
            )
            .finish()
    }
}
#[doc = "Clear writer_buffer status register\n\nYou can [`read`](crate::Reg::read) this register and get [`core_1_message_phase::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CORE_1_MESSAGE_PHASE_SPEC;
impl crate::RegisterSpec for CORE_1_MESSAGE_PHASE_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`core_1_message_phase::R`](R) reader structure"]
impl crate::Readable for CORE_1_MESSAGE_PHASE_SPEC {}
#[doc = "`reset()` method sets Core_1_MESSAGE_PHASE to value 0"]
impl crate::Resettable for CORE_1_MESSAGE_PHASE_SPEC {
    const RESET_VALUE: u32 = 0;
}