1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160

#[doc = "Register `CACHE_ILG_INT_ST` reader"]
pub type R = crate::R<CACHE_ILG_INT_ST_SPEC>;
#[doc = "Field `ICACHE_SYNC_OP_FAULT_ST` reader - The bit is used to indicate interrupt by sync configurations fault."]
pub type ICACHE_SYNC_OP_FAULT_ST_R = crate::BitReader;
#[doc = "Field `ICACHE_PRELOAD_OP_FAULT_ST` reader - The bit is used to indicate interrupt by preload configurations fault."]
pub type ICACHE_PRELOAD_OP_FAULT_ST_R = crate::BitReader;
#[doc = "Field `DCACHE_SYNC_OP_FAULT_ST` reader - The bit is used to indicate interrupt by sync configurations fault."]
pub type DCACHE_SYNC_OP_FAULT_ST_R = crate::BitReader;
#[doc = "Field `DCACHE_PRELOAD_OP_FAULT_ST` reader - The bit is used to indicate interrupt by preload configurations fault."]
pub type DCACHE_PRELOAD_OP_FAULT_ST_R = crate::BitReader;
#[doc = "Field `DCACHE_WRITE_FLASH_ST` reader - The bit is used to indicate interrupt by dcache trying to write flash."]
pub type DCACHE_WRITE_FLASH_ST_R = crate::BitReader;
#[doc = "Field `MMU_ENTRY_FAULT_ST` reader - The bit is used to indicate interrupt by mmu entry fault."]
pub type MMU_ENTRY_FAULT_ST_R = crate::BitReader;
#[doc = "Field `DCACHE_OCCUPY_EXC_ST` reader - The bit is used to indicate interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode."]
pub type DCACHE_OCCUPY_EXC_ST_R = crate::BitReader;
#[doc = "Field `IBUS_ACS_CNT_OVF_ST` reader - The bit is used to indicate interrupt by ibus access flash/spiram counter overflow."]
pub type IBUS_ACS_CNT_OVF_ST_R = crate::BitReader;
#[doc = "Field `IBUS_ACS_MISS_CNT_OVF_ST` reader - The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow."]
pub type IBUS_ACS_MISS_CNT_OVF_ST_R = crate::BitReader;
#[doc = "Field `DBUS_ACS_CNT_OVF_ST` reader - The bit is used to indicate interrupt by dbus access flash/spiram counter overflow."]
pub type DBUS_ACS_CNT_OVF_ST_R = crate::BitReader;
#[doc = "Field `DBUS_ACS_FLASH_MISS_CNT_OVF_ST` reader - The bit is used to indicate interrupt by dbus access flash miss counter overflow."]
pub type DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R = crate::BitReader;
#[doc = "Field `DBUS_ACS_SPIRAM_MISS_CNT_OVF_ST` reader - The bit is used to indicate interrupt by dbus access spiram miss counter overflow."]
pub type DBUS_ACS_SPIRAM_MISS_CNT_OVF_ST_R = crate::BitReader;
impl R {
    #[doc = "Bit 0 - The bit is used to indicate interrupt by sync configurations fault."]
    #[inline(always)]
    pub fn icache_sync_op_fault_st(&self) -> ICACHE_SYNC_OP_FAULT_ST_R {
        ICACHE_SYNC_OP_FAULT_ST_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - The bit is used to indicate interrupt by preload configurations fault."]
    #[inline(always)]
    pub fn icache_preload_op_fault_st(&self) -> ICACHE_PRELOAD_OP_FAULT_ST_R {
        ICACHE_PRELOAD_OP_FAULT_ST_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - The bit is used to indicate interrupt by sync configurations fault."]
    #[inline(always)]
    pub fn dcache_sync_op_fault_st(&self) -> DCACHE_SYNC_OP_FAULT_ST_R {
        DCACHE_SYNC_OP_FAULT_ST_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - The bit is used to indicate interrupt by preload configurations fault."]
    #[inline(always)]
    pub fn dcache_preload_op_fault_st(&self) -> DCACHE_PRELOAD_OP_FAULT_ST_R {
        DCACHE_PRELOAD_OP_FAULT_ST_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - The bit is used to indicate interrupt by dcache trying to write flash."]
    #[inline(always)]
    pub fn dcache_write_flash_st(&self) -> DCACHE_WRITE_FLASH_ST_R {
        DCACHE_WRITE_FLASH_ST_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - The bit is used to indicate interrupt by mmu entry fault."]
    #[inline(always)]
    pub fn mmu_entry_fault_st(&self) -> MMU_ENTRY_FAULT_ST_R {
        MMU_ENTRY_FAULT_ST_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - The bit is used to indicate interrupt by dcache trying to replace a line whose blocks all have been occupied by occupy-mode."]
    #[inline(always)]
    pub fn dcache_occupy_exc_st(&self) -> DCACHE_OCCUPY_EXC_ST_R {
        DCACHE_OCCUPY_EXC_ST_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - The bit is used to indicate interrupt by ibus access flash/spiram counter overflow."]
    #[inline(always)]
    pub fn ibus_acs_cnt_ovf_st(&self) -> IBUS_ACS_CNT_OVF_ST_R {
        IBUS_ACS_CNT_OVF_ST_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - The bit is used to indicate interrupt by ibus access flash/spiram miss counter overflow."]
    #[inline(always)]
    pub fn ibus_acs_miss_cnt_ovf_st(&self) -> IBUS_ACS_MISS_CNT_OVF_ST_R {
        IBUS_ACS_MISS_CNT_OVF_ST_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - The bit is used to indicate interrupt by dbus access flash/spiram counter overflow."]
    #[inline(always)]
    pub fn dbus_acs_cnt_ovf_st(&self) -> DBUS_ACS_CNT_OVF_ST_R {
        DBUS_ACS_CNT_OVF_ST_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - The bit is used to indicate interrupt by dbus access flash miss counter overflow."]
    #[inline(always)]
    pub fn dbus_acs_flash_miss_cnt_ovf_st(&self) -> DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R {
        DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - The bit is used to indicate interrupt by dbus access spiram miss counter overflow."]
    #[inline(always)]
    pub fn dbus_acs_spiram_miss_cnt_ovf_st(&self) -> DBUS_ACS_SPIRAM_MISS_CNT_OVF_ST_R {
        DBUS_ACS_SPIRAM_MISS_CNT_OVF_ST_R::new(((self.bits >> 11) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CACHE_ILG_INT_ST")
            .field(
                "icache_sync_op_fault_st",
                &format_args!("{}", self.icache_sync_op_fault_st().bit()),
            )
            .field(
                "icache_preload_op_fault_st",
                &format_args!("{}", self.icache_preload_op_fault_st().bit()),
            )
            .field(
                "dcache_sync_op_fault_st",
                &format_args!("{}", self.dcache_sync_op_fault_st().bit()),
            )
            .field(
                "dcache_preload_op_fault_st",
                &format_args!("{}", self.dcache_preload_op_fault_st().bit()),
            )
            .field(
                "dcache_write_flash_st",
                &format_args!("{}", self.dcache_write_flash_st().bit()),
            )
            .field(
                "mmu_entry_fault_st",
                &format_args!("{}", self.mmu_entry_fault_st().bit()),
            )
            .field(
                "dcache_occupy_exc_st",
                &format_args!("{}", self.dcache_occupy_exc_st().bit()),
            )
            .field(
                "ibus_acs_cnt_ovf_st",
                &format_args!("{}", self.ibus_acs_cnt_ovf_st().bit()),
            )
            .field(
                "ibus_acs_miss_cnt_ovf_st",
                &format_args!("{}", self.ibus_acs_miss_cnt_ovf_st().bit()),
            )
            .field(
                "dbus_acs_cnt_ovf_st",
                &format_args!("{}", self.dbus_acs_cnt_ovf_st().bit()),
            )
            .field(
                "dbus_acs_flash_miss_cnt_ovf_st",
                &format_args!("{}", self.dbus_acs_flash_miss_cnt_ovf_st().bit()),
            )
            .field(
                "dbus_acs_spiram_miss_cnt_ovf_st",
                &format_args!("{}", self.dbus_acs_spiram_miss_cnt_ovf_st().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<CACHE_ILG_INT_ST_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
#[doc = "******* Description ***********\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`cache_ilg_int_st::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CACHE_ILG_INT_ST_SPEC;
impl crate::RegisterSpec for CACHE_ILG_INT_ST_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cache_ilg_int_st::R`](R) reader structure"]
impl crate::Readable for CACHE_ILG_INT_ST_SPEC {}
#[doc = "`reset()` method sets CACHE_ILG_INT_ST to value 0"]
impl crate::Resettable for CACHE_ILG_INT_ST_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}