1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240

#[doc = "Register `INT_ST` reader"]
pub struct R(crate::R<INT_ST_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<INT_ST_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<INT_ST_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<INT_ST_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `TIMER0_STOP_INT_ST` reader - The masked status bit for the interrupt triggered when the timer 0 stops."]
pub type TIMER0_STOP_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TIMER1_STOP_INT_ST` reader - The masked status bit for the interrupt triggered when the timer 1 stops."]
pub type TIMER1_STOP_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TIMER2_STOP_INT_ST` reader - The masked status bit for the interrupt triggered when the timer 2 stops."]
pub type TIMER2_STOP_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TIMER0_TEZ_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM timer 0 TEZ event."]
pub type TIMER0_TEZ_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TIMER1_TEZ_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM timer 1 TEZ event."]
pub type TIMER1_TEZ_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TIMER2_TEZ_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM timer 2 TEZ event."]
pub type TIMER2_TEZ_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TIMER0_TEP_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM timer 0 TEP event."]
pub type TIMER0_TEP_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TIMER1_TEP_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM timer 1 TEP event."]
pub type TIMER1_TEP_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TIMER2_TEP_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM timer 2 TEP event."]
pub type TIMER2_TEP_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `FAULT0_INT_ST` reader - The masked status bit for the interrupt triggered when event_f0 starts."]
pub type FAULT0_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `FAULT1_INT_ST` reader - The masked status bit for the interrupt triggered when event_f1 starts."]
pub type FAULT1_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `FAULT2_INT_ST` reader - The masked status bit for the interrupt triggered when event_f2 starts."]
pub type FAULT2_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `FAULT0_CLR_INT_ST` reader - The masked status bit for the interrupt triggered when event_f0 ends."]
pub type FAULT0_CLR_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `FAULT1_CLR_INT_ST` reader - The masked status bit for the interrupt triggered when event_f1 ends."]
pub type FAULT1_CLR_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `FAULT2_CLR_INT_ST` reader - The masked status bit for the interrupt triggered when event_f2 ends."]
pub type FAULT2_CLR_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CMPR0_TEA_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM operator 0 TEA event"]
pub type CMPR0_TEA_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CMPR1_TEA_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM operator 1 TEA event"]
pub type CMPR1_TEA_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CMPR2_TEA_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM operator 2 TEA event"]
pub type CMPR2_TEA_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CMPR0_TEB_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM operator 0 TEB event"]
pub type CMPR0_TEB_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CMPR1_TEB_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM operator 1 TEB event"]
pub type CMPR1_TEB_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CMPR2_TEB_INT_ST` reader - The masked status bit for the interrupt triggered by a PWM operator 2 TEB event"]
pub type CMPR2_TEB_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TZ0_CBC_INT_ST` reader - The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0."]
pub type TZ0_CBC_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TZ1_CBC_INT_ST` reader - The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1."]
pub type TZ1_CBC_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TZ2_CBC_INT_ST` reader - The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2."]
pub type TZ2_CBC_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TZ0_OST_INT_ST` reader - The masked status bit for the interrupt triggered by a one-shot mode action on PWM0."]
pub type TZ0_OST_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TZ1_OST_INT_ST` reader - The masked status bit for the interrupt triggered by a one-shot mode action on PWM1."]
pub type TZ1_OST_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `TZ2_OST_INT_ST` reader - The masked status bit for the interrupt triggered by a one-shot mode action on PWM2."]
pub type TZ2_OST_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CAP0_INT_ST` reader - The masked status bit for the interrupt triggered by capture on channel 0."]
pub type CAP0_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CAP1_INT_ST` reader - The masked status bit for the interrupt triggered by capture on channel 1."]
pub type CAP1_INT_ST_R = crate::BitReader<bool>;
#[doc = "Field `CAP2_INT_ST` reader - The masked status bit for the interrupt triggered by capture on channel 2."]
pub type CAP2_INT_ST_R = crate::BitReader<bool>;
impl R {
    #[doc = "Bit 0 - The masked status bit for the interrupt triggered when the timer 0 stops."]
    #[inline(always)]
    pub fn timer0_stop_int_st(&self) -> TIMER0_STOP_INT_ST_R {
        TIMER0_STOP_INT_ST_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - The masked status bit for the interrupt triggered when the timer 1 stops."]
    #[inline(always)]
    pub fn timer1_stop_int_st(&self) -> TIMER1_STOP_INT_ST_R {
        TIMER1_STOP_INT_ST_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - The masked status bit for the interrupt triggered when the timer 2 stops."]
    #[inline(always)]
    pub fn timer2_stop_int_st(&self) -> TIMER2_STOP_INT_ST_R {
        TIMER2_STOP_INT_ST_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - The masked status bit for the interrupt triggered by a PWM timer 0 TEZ event."]
    #[inline(always)]
    pub fn timer0_tez_int_st(&self) -> TIMER0_TEZ_INT_ST_R {
        TIMER0_TEZ_INT_ST_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - The masked status bit for the interrupt triggered by a PWM timer 1 TEZ event."]
    #[inline(always)]
    pub fn timer1_tez_int_st(&self) -> TIMER1_TEZ_INT_ST_R {
        TIMER1_TEZ_INT_ST_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - The masked status bit for the interrupt triggered by a PWM timer 2 TEZ event."]
    #[inline(always)]
    pub fn timer2_tez_int_st(&self) -> TIMER2_TEZ_INT_ST_R {
        TIMER2_TEZ_INT_ST_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - The masked status bit for the interrupt triggered by a PWM timer 0 TEP event."]
    #[inline(always)]
    pub fn timer0_tep_int_st(&self) -> TIMER0_TEP_INT_ST_R {
        TIMER0_TEP_INT_ST_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - The masked status bit for the interrupt triggered by a PWM timer 1 TEP event."]
    #[inline(always)]
    pub fn timer1_tep_int_st(&self) -> TIMER1_TEP_INT_ST_R {
        TIMER1_TEP_INT_ST_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - The masked status bit for the interrupt triggered by a PWM timer 2 TEP event."]
    #[inline(always)]
    pub fn timer2_tep_int_st(&self) -> TIMER2_TEP_INT_ST_R {
        TIMER2_TEP_INT_ST_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - The masked status bit for the interrupt triggered when event_f0 starts."]
    #[inline(always)]
    pub fn fault0_int_st(&self) -> FAULT0_INT_ST_R {
        FAULT0_INT_ST_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - The masked status bit for the interrupt triggered when event_f1 starts."]
    #[inline(always)]
    pub fn fault1_int_st(&self) -> FAULT1_INT_ST_R {
        FAULT1_INT_ST_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - The masked status bit for the interrupt triggered when event_f2 starts."]
    #[inline(always)]
    pub fn fault2_int_st(&self) -> FAULT2_INT_ST_R {
        FAULT2_INT_ST_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - The masked status bit for the interrupt triggered when event_f0 ends."]
    #[inline(always)]
    pub fn fault0_clr_int_st(&self) -> FAULT0_CLR_INT_ST_R {
        FAULT0_CLR_INT_ST_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - The masked status bit for the interrupt triggered when event_f1 ends."]
    #[inline(always)]
    pub fn fault1_clr_int_st(&self) -> FAULT1_CLR_INT_ST_R {
        FAULT1_CLR_INT_ST_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - The masked status bit for the interrupt triggered when event_f2 ends."]
    #[inline(always)]
    pub fn fault2_clr_int_st(&self) -> FAULT2_CLR_INT_ST_R {
        FAULT2_CLR_INT_ST_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - The masked status bit for the interrupt triggered by a PWM operator 0 TEA event"]
    #[inline(always)]
    pub fn cmpr0_tea_int_st(&self) -> CMPR0_TEA_INT_ST_R {
        CMPR0_TEA_INT_ST_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - The masked status bit for the interrupt triggered by a PWM operator 1 TEA event"]
    #[inline(always)]
    pub fn cmpr1_tea_int_st(&self) -> CMPR1_TEA_INT_ST_R {
        CMPR1_TEA_INT_ST_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - The masked status bit for the interrupt triggered by a PWM operator 2 TEA event"]
    #[inline(always)]
    pub fn cmpr2_tea_int_st(&self) -> CMPR2_TEA_INT_ST_R {
        CMPR2_TEA_INT_ST_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - The masked status bit for the interrupt triggered by a PWM operator 0 TEB event"]
    #[inline(always)]
    pub fn cmpr0_teb_int_st(&self) -> CMPR0_TEB_INT_ST_R {
        CMPR0_TEB_INT_ST_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - The masked status bit for the interrupt triggered by a PWM operator 1 TEB event"]
    #[inline(always)]
    pub fn cmpr1_teb_int_st(&self) -> CMPR1_TEB_INT_ST_R {
        CMPR1_TEB_INT_ST_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - The masked status bit for the interrupt triggered by a PWM operator 2 TEB event"]
    #[inline(always)]
    pub fn cmpr2_teb_int_st(&self) -> CMPR2_TEB_INT_ST_R {
        CMPR2_TEB_INT_ST_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0."]
    #[inline(always)]
    pub fn tz0_cbc_int_st(&self) -> TZ0_CBC_INT_ST_R {
        TZ0_CBC_INT_ST_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1."]
    #[inline(always)]
    pub fn tz1_cbc_int_st(&self) -> TZ1_CBC_INT_ST_R {
        TZ1_CBC_INT_ST_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2."]
    #[inline(always)]
    pub fn tz2_cbc_int_st(&self) -> TZ2_CBC_INT_ST_R {
        TZ2_CBC_INT_ST_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - The masked status bit for the interrupt triggered by a one-shot mode action on PWM0."]
    #[inline(always)]
    pub fn tz0_ost_int_st(&self) -> TZ0_OST_INT_ST_R {
        TZ0_OST_INT_ST_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - The masked status bit for the interrupt triggered by a one-shot mode action on PWM1."]
    #[inline(always)]
    pub fn tz1_ost_int_st(&self) -> TZ1_OST_INT_ST_R {
        TZ1_OST_INT_ST_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - The masked status bit for the interrupt triggered by a one-shot mode action on PWM2."]
    #[inline(always)]
    pub fn tz2_ost_int_st(&self) -> TZ2_OST_INT_ST_R {
        TZ2_OST_INT_ST_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - The masked status bit for the interrupt triggered by capture on channel 0."]
    #[inline(always)]
    pub fn cap0_int_st(&self) -> CAP0_INT_ST_R {
        CAP0_INT_ST_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - The masked status bit for the interrupt triggered by capture on channel 1."]
    #[inline(always)]
    pub fn cap1_int_st(&self) -> CAP1_INT_ST_R {
        CAP1_INT_ST_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - The masked status bit for the interrupt triggered by capture on channel 2."]
    #[inline(always)]
    pub fn cap2_int_st(&self) -> CAP2_INT_ST_R {
        CAP2_INT_ST_R::new(((self.bits >> 29) & 1) != 0)
    }
}
#[doc = "Masked interrupt status\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [int_st](index.html) module"]
pub struct INT_ST_SPEC;
impl crate::RegisterSpec for INT_ST_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [int_st::R](R) reader structure"]
impl crate::Readable for INT_ST_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets INT_ST to value 0"]
impl crate::Resettable for INT_ST_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}