1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169

#[doc = "Register `RTC_ULP_CP_CTRL` reader"]
pub type R = crate::R<RTC_ULP_CP_CTRL_SPEC>;
#[doc = "Register `RTC_ULP_CP_CTRL` writer"]
pub type W = crate::W<RTC_ULP_CP_CTRL_SPEC>;
#[doc = "Field `ULP_CP_MEM_ADDR_INIT` reader - No public"]
pub type ULP_CP_MEM_ADDR_INIT_R = crate::FieldReader<u16>;
#[doc = "Field `ULP_CP_MEM_ADDR_INIT` writer - No public"]
pub type ULP_CP_MEM_ADDR_INIT_W<'a, REG> = crate::FieldWriter<'a, REG, 11, u16>;
#[doc = "Field `ULP_CP_MEM_ADDR_SIZE` reader - No public"]
pub type ULP_CP_MEM_ADDR_SIZE_R = crate::FieldReader<u16>;
#[doc = "Field `ULP_CP_MEM_ADDR_SIZE` writer - No public"]
pub type ULP_CP_MEM_ADDR_SIZE_W<'a, REG> = crate::FieldWriter<'a, REG, 11, u16>;
#[doc = "Field `ULP_CP_MEM_OFFST_CLR` writer - No public"]
pub type ULP_CP_MEM_OFFST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ULP_CP_CLK_FO` reader - ulp coprocessor clk force on"]
pub type ULP_CP_CLK_FO_R = crate::BitReader;
#[doc = "Field `ULP_CP_CLK_FO` writer - ulp coprocessor clk force on"]
pub type ULP_CP_CLK_FO_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ULP_CP_RESET` reader - ulp coprocessor clk software reset"]
pub type ULP_CP_RESET_R = crate::BitReader;
#[doc = "Field `ULP_CP_RESET` writer - ulp coprocessor clk software reset"]
pub type ULP_CP_RESET_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ULP_CP_FORCE_START_TOP` reader - 1: ULP-coprocessor is started by SW"]
pub type ULP_CP_FORCE_START_TOP_R = crate::BitReader;
#[doc = "Field `ULP_CP_FORCE_START_TOP` writer - 1: ULP-coprocessor is started by SW"]
pub type ULP_CP_FORCE_START_TOP_W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ULP_CP_START_TOP` reader - Write 1 to start ULP-coprocessor"]
pub type ULP_CP_START_TOP_R = crate::BitReader;
#[doc = "Field `ULP_CP_START_TOP` writer - Write 1 to start ULP-coprocessor"]
pub type ULP_CP_START_TOP_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bits 0:10 - No public"]
    #[inline(always)]
    pub fn ulp_cp_mem_addr_init(&self) -> ULP_CP_MEM_ADDR_INIT_R {
        ULP_CP_MEM_ADDR_INIT_R::new((self.bits & 0x07ff) as u16)
    }
    #[doc = "Bits 11:21 - No public"]
    #[inline(always)]
    pub fn ulp_cp_mem_addr_size(&self) -> ULP_CP_MEM_ADDR_SIZE_R {
        ULP_CP_MEM_ADDR_SIZE_R::new(((self.bits >> 11) & 0x07ff) as u16)
    }
    #[doc = "Bit 28 - ulp coprocessor clk force on"]
    #[inline(always)]
    pub fn ulp_cp_clk_fo(&self) -> ULP_CP_CLK_FO_R {
        ULP_CP_CLK_FO_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - ulp coprocessor clk software reset"]
    #[inline(always)]
    pub fn ulp_cp_reset(&self) -> ULP_CP_RESET_R {
        ULP_CP_RESET_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 1: ULP-coprocessor is started by SW"]
    #[inline(always)]
    pub fn ulp_cp_force_start_top(&self) -> ULP_CP_FORCE_START_TOP_R {
        ULP_CP_FORCE_START_TOP_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - Write 1 to start ULP-coprocessor"]
    #[inline(always)]
    pub fn ulp_cp_start_top(&self) -> ULP_CP_START_TOP_R {
        ULP_CP_START_TOP_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RTC_ULP_CP_CTRL")
            .field(
                "ulp_cp_mem_addr_init",
                &format_args!("{}", self.ulp_cp_mem_addr_init().bits()),
            )
            .field(
                "ulp_cp_mem_addr_size",
                &format_args!("{}", self.ulp_cp_mem_addr_size().bits()),
            )
            .field(
                "ulp_cp_clk_fo",
                &format_args!("{}", self.ulp_cp_clk_fo().bit()),
            )
            .field(
                "ulp_cp_reset",
                &format_args!("{}", self.ulp_cp_reset().bit()),
            )
            .field(
                "ulp_cp_force_start_top",
                &format_args!("{}", self.ulp_cp_force_start_top().bit()),
            )
            .field(
                "ulp_cp_start_top",
                &format_args!("{}", self.ulp_cp_start_top().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<RTC_ULP_CP_CTRL_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bits 0:10 - No public"]
    #[inline(always)]
    #[must_use]
    pub fn ulp_cp_mem_addr_init(&mut self) -> ULP_CP_MEM_ADDR_INIT_W<RTC_ULP_CP_CTRL_SPEC> {
        ULP_CP_MEM_ADDR_INIT_W::new(self, 0)
    }
    #[doc = "Bits 11:21 - No public"]
    #[inline(always)]
    #[must_use]
    pub fn ulp_cp_mem_addr_size(&mut self) -> ULP_CP_MEM_ADDR_SIZE_W<RTC_ULP_CP_CTRL_SPEC> {
        ULP_CP_MEM_ADDR_SIZE_W::new(self, 11)
    }
    #[doc = "Bit 22 - No public"]
    #[inline(always)]
    #[must_use]
    pub fn ulp_cp_mem_offst_clr(&mut self) -> ULP_CP_MEM_OFFST_CLR_W<RTC_ULP_CP_CTRL_SPEC> {
        ULP_CP_MEM_OFFST_CLR_W::new(self, 22)
    }
    #[doc = "Bit 28 - ulp coprocessor clk force on"]
    #[inline(always)]
    #[must_use]
    pub fn ulp_cp_clk_fo(&mut self) -> ULP_CP_CLK_FO_W<RTC_ULP_CP_CTRL_SPEC> {
        ULP_CP_CLK_FO_W::new(self, 28)
    }
    #[doc = "Bit 29 - ulp coprocessor clk software reset"]
    #[inline(always)]
    #[must_use]
    pub fn ulp_cp_reset(&mut self) -> ULP_CP_RESET_W<RTC_ULP_CP_CTRL_SPEC> {
        ULP_CP_RESET_W::new(self, 29)
    }
    #[doc = "Bit 30 - 1: ULP-coprocessor is started by SW"]
    #[inline(always)]
    #[must_use]
    pub fn ulp_cp_force_start_top(&mut self) -> ULP_CP_FORCE_START_TOP_W<RTC_ULP_CP_CTRL_SPEC> {
        ULP_CP_FORCE_START_TOP_W::new(self, 30)
    }
    #[doc = "Bit 31 - Write 1 to start ULP-coprocessor"]
    #[inline(always)]
    #[must_use]
    pub fn ulp_cp_start_top(&mut self) -> ULP_CP_START_TOP_W<RTC_ULP_CP_CTRL_SPEC> {
        ULP_CP_START_TOP_W::new(self, 31)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "configure ulp\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`rtc_ulp_cp_ctrl::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rtc_ulp_cp_ctrl::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RTC_ULP_CP_CTRL_SPEC;
impl crate::RegisterSpec for RTC_ULP_CP_CTRL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`rtc_ulp_cp_ctrl::R`](R) reader structure"]
impl crate::Readable for RTC_ULP_CP_CTRL_SPEC {}
#[doc = "`write(|w| ..)` method takes [`rtc_ulp_cp_ctrl::W`](W) writer structure"]
impl crate::Writable for RTC_ULP_CP_CTRL_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets RTC_ULP_CP_CTRL to value 0x0010_0200"]
impl crate::Resettable for RTC_ULP_CP_CTRL_SPEC {
    const RESET_VALUE: Self::Ux = 0x0010_0200;
}