Module esp32s2::dedicated_gpio::intr_rls
source · Expand description
Interrupt enable bits
Structs
- Interrupt enable bits
- Register
INTR_RLSreader - Register
INTR_RLSwriter
Type Definitions
- Field
GPIO0_INT_ENAreader - The enable bit for DEDIC_GPIO0_INT_ST register. - Field
GPIO0_INT_ENAwriter - The enable bit for DEDIC_GPIO0_INT_ST register. - Field
GPIO1_INT_ENAreader - The enable bit for DEDIC_GPIO1_INT_ST register. - Field
GPIO1_INT_ENAwriter - The enable bit for DEDIC_GPIO1_INT_ST register. - Field
GPIO2_INT_ENAreader - The enable bit for DEDIC_GPIO2_INT_ST register. - Field
GPIO2_INT_ENAwriter - The enable bit for DEDIC_GPIO2_INT_ST register. - Field
GPIO3_INT_ENAreader - The enable bit for DEDIC_GPIO3_INT_ST register. - Field
GPIO3_INT_ENAwriter - The enable bit for DEDIC_GPIO3_INT_ST register. - Field
GPIO4_INT_ENAreader - The enable bit for DEDIC_GPIO4_INT_ST register. - Field
GPIO4_INT_ENAwriter - The enable bit for DEDIC_GPIO4_INT_ST register. - Field
GPIO5_INT_ENAreader - The enable bit for DEDIC_GPIO5_INT_ST register. - Field
GPIO5_INT_ENAwriter - The enable bit for DEDIC_GPIO5_INT_ST register. - Field
GPIO6_INT_ENAreader - The enable bit for DEDIC_GPIO6_INT_ST register. - Field
GPIO6_INT_ENAwriter - The enable bit for DEDIC_GPIO6_INT_ST register. - Field
GPIO7_INT_ENAreader - The enable bit for DEDIC_GPIO7_INT_ST register. - Field
GPIO7_INT_ENAwriter - The enable bit for DEDIC_GPIO7_INT_ST register.