1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184

#[doc = "Register `INT_ENA` reader"]
pub type R = crate::R<INT_ENA_SPEC>;
#[doc = "Register `INT_ENA` writer"]
pub type W = crate::W<INT_ENA_SPEC>;
#[doc = "Field `APB_SARADC_TSENS_INT_ENA` reader - tsens low interrupt enable"]
pub type APB_SARADC_TSENS_INT_ENA_R = crate::BitReader;
#[doc = "Field `APB_SARADC_TSENS_INT_ENA` writer - tsens low interrupt enable"]
pub type APB_SARADC_TSENS_INT_ENA_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `APB_SARADC_THRES1_LOW_INT_ENA` reader - saradc thres1 low interrupt enable"]
pub type APB_SARADC_THRES1_LOW_INT_ENA_R = crate::BitReader;
#[doc = "Field `APB_SARADC_THRES1_LOW_INT_ENA` writer - saradc thres1 low interrupt enable"]
pub type APB_SARADC_THRES1_LOW_INT_ENA_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `APB_SARADC_THRES0_LOW_INT_ENA` reader - saradc thres0 low interrupt enable"]
pub type APB_SARADC_THRES0_LOW_INT_ENA_R = crate::BitReader;
#[doc = "Field `APB_SARADC_THRES0_LOW_INT_ENA` writer - saradc thres0 low interrupt enable"]
pub type APB_SARADC_THRES0_LOW_INT_ENA_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `APB_SARADC_THRES1_HIGH_INT_ENA` reader - saradc thres1 high interrupt enable"]
pub type APB_SARADC_THRES1_HIGH_INT_ENA_R = crate::BitReader;
#[doc = "Field `APB_SARADC_THRES1_HIGH_INT_ENA` writer - saradc thres1 high interrupt enable"]
pub type APB_SARADC_THRES1_HIGH_INT_ENA_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `APB_SARADC_THRES0_HIGH_INT_ENA` reader - saradc thres0 high interrupt enable"]
pub type APB_SARADC_THRES0_HIGH_INT_ENA_R = crate::BitReader;
#[doc = "Field `APB_SARADC_THRES0_HIGH_INT_ENA` writer - saradc thres0 high interrupt enable"]
pub type APB_SARADC_THRES0_HIGH_INT_ENA_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `APB_SARADC2_DONE_INT_ENA` reader - saradc2 done interrupt enable"]
pub type APB_SARADC2_DONE_INT_ENA_R = crate::BitReader;
#[doc = "Field `APB_SARADC2_DONE_INT_ENA` writer - saradc2 done interrupt enable"]
pub type APB_SARADC2_DONE_INT_ENA_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `APB_SARADC1_DONE_INT_ENA` reader - saradc1 done interrupt enable"]
pub type APB_SARADC1_DONE_INT_ENA_R = crate::BitReader;
#[doc = "Field `APB_SARADC1_DONE_INT_ENA` writer - saradc1 done interrupt enable"]
pub type APB_SARADC1_DONE_INT_ENA_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 25 - tsens low interrupt enable"]
    #[inline(always)]
    pub fn apb_saradc_tsens_int_ena(&self) -> APB_SARADC_TSENS_INT_ENA_R {
        APB_SARADC_TSENS_INT_ENA_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - saradc thres1 low interrupt enable"]
    #[inline(always)]
    pub fn apb_saradc_thres1_low_int_ena(&self) -> APB_SARADC_THRES1_LOW_INT_ENA_R {
        APB_SARADC_THRES1_LOW_INT_ENA_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - saradc thres0 low interrupt enable"]
    #[inline(always)]
    pub fn apb_saradc_thres0_low_int_ena(&self) -> APB_SARADC_THRES0_LOW_INT_ENA_R {
        APB_SARADC_THRES0_LOW_INT_ENA_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - saradc thres1 high interrupt enable"]
    #[inline(always)]
    pub fn apb_saradc_thres1_high_int_ena(&self) -> APB_SARADC_THRES1_HIGH_INT_ENA_R {
        APB_SARADC_THRES1_HIGH_INT_ENA_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - saradc thres0 high interrupt enable"]
    #[inline(always)]
    pub fn apb_saradc_thres0_high_int_ena(&self) -> APB_SARADC_THRES0_HIGH_INT_ENA_R {
        APB_SARADC_THRES0_HIGH_INT_ENA_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - saradc2 done interrupt enable"]
    #[inline(always)]
    pub fn apb_saradc2_done_int_ena(&self) -> APB_SARADC2_DONE_INT_ENA_R {
        APB_SARADC2_DONE_INT_ENA_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - saradc1 done interrupt enable"]
    #[inline(always)]
    pub fn apb_saradc1_done_int_ena(&self) -> APB_SARADC1_DONE_INT_ENA_R {
        APB_SARADC1_DONE_INT_ENA_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("INT_ENA")
            .field(
                "apb_saradc_tsens_int_ena",
                &format_args!("{}", self.apb_saradc_tsens_int_ena().bit()),
            )
            .field(
                "apb_saradc_thres1_low_int_ena",
                &format_args!("{}", self.apb_saradc_thres1_low_int_ena().bit()),
            )
            .field(
                "apb_saradc_thres0_low_int_ena",
                &format_args!("{}", self.apb_saradc_thres0_low_int_ena().bit()),
            )
            .field(
                "apb_saradc_thres1_high_int_ena",
                &format_args!("{}", self.apb_saradc_thres1_high_int_ena().bit()),
            )
            .field(
                "apb_saradc_thres0_high_int_ena",
                &format_args!("{}", self.apb_saradc_thres0_high_int_ena().bit()),
            )
            .field(
                "apb_saradc2_done_int_ena",
                &format_args!("{}", self.apb_saradc2_done_int_ena().bit()),
            )
            .field(
                "apb_saradc1_done_int_ena",
                &format_args!("{}", self.apb_saradc1_done_int_ena().bit()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<INT_ENA_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
impl W {
    #[doc = "Bit 25 - tsens low interrupt enable"]
    #[inline(always)]
    #[must_use]
    pub fn apb_saradc_tsens_int_ena(&mut self) -> APB_SARADC_TSENS_INT_ENA_W<INT_ENA_SPEC, 25> {
        APB_SARADC_TSENS_INT_ENA_W::new(self)
    }
    #[doc = "Bit 26 - saradc thres1 low interrupt enable"]
    #[inline(always)]
    #[must_use]
    pub fn apb_saradc_thres1_low_int_ena(
        &mut self,
    ) -> APB_SARADC_THRES1_LOW_INT_ENA_W<INT_ENA_SPEC, 26> {
        APB_SARADC_THRES1_LOW_INT_ENA_W::new(self)
    }
    #[doc = "Bit 27 - saradc thres0 low interrupt enable"]
    #[inline(always)]
    #[must_use]
    pub fn apb_saradc_thres0_low_int_ena(
        &mut self,
    ) -> APB_SARADC_THRES0_LOW_INT_ENA_W<INT_ENA_SPEC, 27> {
        APB_SARADC_THRES0_LOW_INT_ENA_W::new(self)
    }
    #[doc = "Bit 28 - saradc thres1 high interrupt enable"]
    #[inline(always)]
    #[must_use]
    pub fn apb_saradc_thres1_high_int_ena(
        &mut self,
    ) -> APB_SARADC_THRES1_HIGH_INT_ENA_W<INT_ENA_SPEC, 28> {
        APB_SARADC_THRES1_HIGH_INT_ENA_W::new(self)
    }
    #[doc = "Bit 29 - saradc thres0 high interrupt enable"]
    #[inline(always)]
    #[must_use]
    pub fn apb_saradc_thres0_high_int_ena(
        &mut self,
    ) -> APB_SARADC_THRES0_HIGH_INT_ENA_W<INT_ENA_SPEC, 29> {
        APB_SARADC_THRES0_HIGH_INT_ENA_W::new(self)
    }
    #[doc = "Bit 30 - saradc2 done interrupt enable"]
    #[inline(always)]
    #[must_use]
    pub fn apb_saradc2_done_int_ena(&mut self) -> APB_SARADC2_DONE_INT_ENA_W<INT_ENA_SPEC, 30> {
        APB_SARADC2_DONE_INT_ENA_W::new(self)
    }
    #[doc = "Bit 31 - saradc1 done interrupt enable"]
    #[inline(always)]
    #[must_use]
    pub fn apb_saradc1_done_int_ena(&mut self) -> APB_SARADC1_DONE_INT_ENA_W<INT_ENA_SPEC, 31> {
        APB_SARADC1_DONE_INT_ENA_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "digital saradc int register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`int_ena::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`int_ena::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct INT_ENA_SPEC;
impl crate::RegisterSpec for INT_ENA_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`int_ena::R`](R) reader structure"]
impl crate::Readable for INT_ENA_SPEC {}
#[doc = "`write(|w| ..)` method takes [`int_ena::W`](W) writer structure"]
impl crate::Writable for INT_ENA_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets INT_ENA to value 0"]
impl crate::Resettable for INT_ENA_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}