1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120

#[doc = "Register `HP_ACTIVE_BIAS` reader"]
pub type R = crate::R<HP_ACTIVE_BIAS_SPEC>;
#[doc = "Register `HP_ACTIVE_BIAS` writer"]
pub type W = crate::W<HP_ACTIVE_BIAS_SPEC>;
#[doc = "Field `HP_ACTIVE_XPD_BIAS` reader - need_des"]
pub type HP_ACTIVE_XPD_BIAS_R = crate::BitReader;
#[doc = "Field `HP_ACTIVE_XPD_BIAS` writer - need_des"]
pub type HP_ACTIVE_XPD_BIAS_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `HP_ACTIVE_DBG_ATTEN` reader - need_des"]
pub type HP_ACTIVE_DBG_ATTEN_R = crate::FieldReader;
#[doc = "Field `HP_ACTIVE_DBG_ATTEN` writer - need_des"]
pub type HP_ACTIVE_DBG_ATTEN_W<'a, REG, const O: u8> = crate::FieldWriter<'a, REG, 4, O>;
#[doc = "Field `HP_ACTIVE_PD_CUR` reader - need_des"]
pub type HP_ACTIVE_PD_CUR_R = crate::BitReader;
#[doc = "Field `HP_ACTIVE_PD_CUR` writer - need_des"]
pub type HP_ACTIVE_PD_CUR_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SLEEP` reader - need_des"]
pub type SLEEP_R = crate::BitReader;
#[doc = "Field `SLEEP` writer - need_des"]
pub type SLEEP_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 25 - need_des"]
    #[inline(always)]
    pub fn hp_active_xpd_bias(&self) -> HP_ACTIVE_XPD_BIAS_R {
        HP_ACTIVE_XPD_BIAS_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bits 26:29 - need_des"]
    #[inline(always)]
    pub fn hp_active_dbg_atten(&self) -> HP_ACTIVE_DBG_ATTEN_R {
        HP_ACTIVE_DBG_ATTEN_R::new(((self.bits >> 26) & 0x0f) as u8)
    }
    #[doc = "Bit 30 - need_des"]
    #[inline(always)]
    pub fn hp_active_pd_cur(&self) -> HP_ACTIVE_PD_CUR_R {
        HP_ACTIVE_PD_CUR_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - need_des"]
    #[inline(always)]
    pub fn sleep(&self) -> SLEEP_R {
        SLEEP_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("HP_ACTIVE_BIAS")
            .field(
                "hp_active_xpd_bias",
                &format_args!("{}", self.hp_active_xpd_bias().bit()),
            )
            .field(
                "hp_active_dbg_atten",
                &format_args!("{}", self.hp_active_dbg_atten().bits()),
            )
            .field(
                "hp_active_pd_cur",
                &format_args!("{}", self.hp_active_pd_cur().bit()),
            )
            .field("sleep", &format_args!("{}", self.sleep().bit()))
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<HP_ACTIVE_BIAS_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        self.read().fmt(f)
    }
}
impl W {
    #[doc = "Bit 25 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn hp_active_xpd_bias(&mut self) -> HP_ACTIVE_XPD_BIAS_W<HP_ACTIVE_BIAS_SPEC, 25> {
        HP_ACTIVE_XPD_BIAS_W::new(self)
    }
    #[doc = "Bits 26:29 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn hp_active_dbg_atten(&mut self) -> HP_ACTIVE_DBG_ATTEN_W<HP_ACTIVE_BIAS_SPEC, 26> {
        HP_ACTIVE_DBG_ATTEN_W::new(self)
    }
    #[doc = "Bit 30 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn hp_active_pd_cur(&mut self) -> HP_ACTIVE_PD_CUR_W<HP_ACTIVE_BIAS_SPEC, 30> {
        HP_ACTIVE_PD_CUR_W::new(self)
    }
    #[doc = "Bit 31 - need_des"]
    #[inline(always)]
    #[must_use]
    pub fn sleep(&mut self) -> SLEEP_W<HP_ACTIVE_BIAS_SPEC, 31> {
        SLEEP_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "need_des\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`hp_active_bias::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`hp_active_bias::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct HP_ACTIVE_BIAS_SPEC;
impl crate::RegisterSpec for HP_ACTIVE_BIAS_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`hp_active_bias::R`](R) reader structure"]
impl crate::Readable for HP_ACTIVE_BIAS_SPEC {}
#[doc = "`write(|w| ..)` method takes [`hp_active_bias::W`](W) writer structure"]
impl crate::Writable for HP_ACTIVE_BIAS_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets HP_ACTIVE_BIAS to value 0"]
impl crate::Resettable for HP_ACTIVE_BIAS_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}