esp32c6/soc_etm/
ch_ena_ad1.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
#[doc = "Register `CH_ENA_AD1` reader"]
pub type R = crate::R<CH_ENA_AD1_SPEC>;
#[doc = "Register `CH_ENA_AD1` writer"]
pub type W = crate::W<CH_ENA_AD1_SPEC>;
#[doc = "Field `CH_ENA(32-49)` reader - ch%s enable"]
pub type CH_ENA_R = crate::BitReader;
#[doc = "Field `CH_ENA(32-49)` writer - ch%s enable"]
pub type CH_ENA_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "ch(32-49) enable"]
    #[doc = ""]
    #[doc = "<div class=\"warning\">`n` is number of field in register. `n == 0` corresponds to `CH_ENA32` field.</div>"]
    #[inline(always)]
    pub fn ch_ena(&self, n: u8) -> CH_ENA_R {
        #[allow(clippy::no_effect)]
        [(); 18][n as usize];
        CH_ENA_R::new(((self.bits >> n) & 1) != 0)
    }
    #[doc = "Iterator for array of:"]
    #[doc = "ch(32-49) enable"]
    #[inline(always)]
    pub fn ch_ena_iter(&self) -> impl Iterator<Item = CH_ENA_R> + '_ {
        (0..18).map(move |n| CH_ENA_R::new(((self.bits >> n) & 1) != 0))
    }
    #[doc = "Bit 0 - ch32 enable"]
    #[inline(always)]
    pub fn ch_ena32(&self) -> CH_ENA_R {
        CH_ENA_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - ch33 enable"]
    #[inline(always)]
    pub fn ch_ena33(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - ch34 enable"]
    #[inline(always)]
    pub fn ch_ena34(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - ch35 enable"]
    #[inline(always)]
    pub fn ch_ena35(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - ch36 enable"]
    #[inline(always)]
    pub fn ch_ena36(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - ch37 enable"]
    #[inline(always)]
    pub fn ch_ena37(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - ch38 enable"]
    #[inline(always)]
    pub fn ch_ena38(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - ch39 enable"]
    #[inline(always)]
    pub fn ch_ena39(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - ch40 enable"]
    #[inline(always)]
    pub fn ch_ena40(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - ch41 enable"]
    #[inline(always)]
    pub fn ch_ena41(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - ch42 enable"]
    #[inline(always)]
    pub fn ch_ena42(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - ch43 enable"]
    #[inline(always)]
    pub fn ch_ena43(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - ch44 enable"]
    #[inline(always)]
    pub fn ch_ena44(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - ch45 enable"]
    #[inline(always)]
    pub fn ch_ena45(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - ch46 enable"]
    #[inline(always)]
    pub fn ch_ena46(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - ch47 enable"]
    #[inline(always)]
    pub fn ch_ena47(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - ch48 enable"]
    #[inline(always)]
    pub fn ch_ena48(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - ch49 enable"]
    #[inline(always)]
    pub fn ch_ena49(&self) -> CH_ENA_R {
        CH_ENA_R::new(((self.bits >> 17) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CH_ENA_AD1")
            .field("ch_ena32", &self.ch_ena32())
            .field("ch_ena33", &self.ch_ena33())
            .field("ch_ena34", &self.ch_ena34())
            .field("ch_ena35", &self.ch_ena35())
            .field("ch_ena36", &self.ch_ena36())
            .field("ch_ena37", &self.ch_ena37())
            .field("ch_ena38", &self.ch_ena38())
            .field("ch_ena39", &self.ch_ena39())
            .field("ch_ena40", &self.ch_ena40())
            .field("ch_ena41", &self.ch_ena41())
            .field("ch_ena42", &self.ch_ena42())
            .field("ch_ena43", &self.ch_ena43())
            .field("ch_ena44", &self.ch_ena44())
            .field("ch_ena45", &self.ch_ena45())
            .field("ch_ena46", &self.ch_ena46())
            .field("ch_ena47", &self.ch_ena47())
            .field("ch_ena48", &self.ch_ena48())
            .field("ch_ena49", &self.ch_ena49())
            .finish()
    }
}
impl W {
    #[doc = "ch(32-49) enable"]
    #[doc = ""]
    #[doc = "<div class=\"warning\">`n` is number of field in register. `n == 0` corresponds to `CH_ENA32` field.</div>"]
    #[inline(always)]
    pub fn ch_ena(&mut self, n: u8) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        #[allow(clippy::no_effect)]
        [(); 18][n as usize];
        CH_ENA_W::new(self, n)
    }
    #[doc = "Bit 0 - ch32 enable"]
    #[inline(always)]
    pub fn ch_ena32(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 0)
    }
    #[doc = "Bit 1 - ch33 enable"]
    #[inline(always)]
    pub fn ch_ena33(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 1)
    }
    #[doc = "Bit 2 - ch34 enable"]
    #[inline(always)]
    pub fn ch_ena34(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 2)
    }
    #[doc = "Bit 3 - ch35 enable"]
    #[inline(always)]
    pub fn ch_ena35(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 3)
    }
    #[doc = "Bit 4 - ch36 enable"]
    #[inline(always)]
    pub fn ch_ena36(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 4)
    }
    #[doc = "Bit 5 - ch37 enable"]
    #[inline(always)]
    pub fn ch_ena37(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 5)
    }
    #[doc = "Bit 6 - ch38 enable"]
    #[inline(always)]
    pub fn ch_ena38(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 6)
    }
    #[doc = "Bit 7 - ch39 enable"]
    #[inline(always)]
    pub fn ch_ena39(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 7)
    }
    #[doc = "Bit 8 - ch40 enable"]
    #[inline(always)]
    pub fn ch_ena40(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 8)
    }
    #[doc = "Bit 9 - ch41 enable"]
    #[inline(always)]
    pub fn ch_ena41(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 9)
    }
    #[doc = "Bit 10 - ch42 enable"]
    #[inline(always)]
    pub fn ch_ena42(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 10)
    }
    #[doc = "Bit 11 - ch43 enable"]
    #[inline(always)]
    pub fn ch_ena43(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 11)
    }
    #[doc = "Bit 12 - ch44 enable"]
    #[inline(always)]
    pub fn ch_ena44(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 12)
    }
    #[doc = "Bit 13 - ch45 enable"]
    #[inline(always)]
    pub fn ch_ena45(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 13)
    }
    #[doc = "Bit 14 - ch46 enable"]
    #[inline(always)]
    pub fn ch_ena46(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 14)
    }
    #[doc = "Bit 15 - ch47 enable"]
    #[inline(always)]
    pub fn ch_ena47(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 15)
    }
    #[doc = "Bit 16 - ch48 enable"]
    #[inline(always)]
    pub fn ch_ena48(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 16)
    }
    #[doc = "Bit 17 - ch49 enable"]
    #[inline(always)]
    pub fn ch_ena49(&mut self) -> CH_ENA_W<CH_ENA_AD1_SPEC> {
        CH_ENA_W::new(self, 17)
    }
}
#[doc = "channel enable register\n\nYou can [`read`](crate::Reg::read) this register and get [`ch_ena_ad1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ch_ena_ad1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CH_ENA_AD1_SPEC;
impl crate::RegisterSpec for CH_ENA_AD1_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`ch_ena_ad1::R`](R) reader structure"]
impl crate::Readable for CH_ENA_AD1_SPEC {}
#[doc = "`write(|w| ..)` method takes [`ch_ena_ad1::W`](W) writer structure"]
impl crate::Writable for CH_ENA_AD1_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CH_ENA_AD1 to value 0"]
impl crate::Resettable for CH_ENA_AD1_SPEC {
    const RESET_VALUE: u32 = 0;
}