Module esp32c6::extmem::l1_icache_ctrl
source · Expand description
L1 instruction Cache(L1-ICache) control register
Structs§
- L1 instruction Cache(L1-ICache) control register
Type Aliases§
- Field
L1_ICACHE_SHUT_IBUS0reader - The bit is used to disable core0 ibus access L1-ICache, 0: enable, 1: disable - Field
L1_ICACHE_SHUT_IBUS1reader - The bit is used to disable core1 ibus access L1-ICache, 0: enable, 1: disable - Field
L1_ICACHE_SHUT_IBUS2reader - Reserved - Field
L1_ICACHE_SHUT_IBUS3reader - Reserved - Field
L1_ICACHE_UNDEF_OPreader - Reserved - Register
L1_ICACHE_CTRLreader