Module esp32c6_lp::lp_i2c0::scl_stop_setup

source ·
Expand description

Configures the delay between the SDA and SCL positive edge for a stop condition

Structs§

  • SCL_STOP_SETUP_SPEC
    Configures the delay between the SDA and SCL positive edge for a stop condition

Type Aliases§

  • R
    Register SCL_STOP_SETUP reader
  • TIME_R
    Field TIME reader - This register is used to configure the time between the positive edge of SCL and the positive edge of SDA, in I2C module clock cycles.
  • TIME_W
    Field TIME writer - This register is used to configure the time between the positive edge of SCL and the positive edge of SDA, in I2C module clock cycles.
  • W
    Register SCL_STOP_SETUP writer