1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39

#[doc = "Register `BUS_TIMEOUT_ADDR` reader"]
pub type R = crate::R<BUS_TIMEOUT_ADDR_SPEC>;
#[doc = "Field `LP_PERI_TIMEOUT_ADDR` reader - need_des"]
pub type LP_PERI_TIMEOUT_ADDR_R = crate::FieldReader<u32>;
impl R {
    #[doc = "Bits 0:31 - need_des"]
    #[inline(always)]
    pub fn lp_peri_timeout_addr(&self) -> LP_PERI_TIMEOUT_ADDR_R {
        LP_PERI_TIMEOUT_ADDR_R::new(self.bits)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("BUS_TIMEOUT_ADDR")
            .field(
                "lp_peri_timeout_addr",
                &format_args!("{}", self.lp_peri_timeout_addr().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<BUS_TIMEOUT_ADDR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
#[doc = "need_des\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`bus_timeout_addr::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct BUS_TIMEOUT_ADDR_SPEC;
impl crate::RegisterSpec for BUS_TIMEOUT_ADDR_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`bus_timeout_addr::R`](R) reader structure"]
impl crate::Readable for BUS_TIMEOUT_ADDR_SPEC {}
#[doc = "`reset()` method sets BUS_TIMEOUT_ADDR to value 0"]
impl crate::Resettable for BUS_TIMEOUT_ADDR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}