Type Alias esp32c3::rmt::ch_tx_conf0::W

source ·
pub type W = W<CH_TX_CONF0_SPEC>;
Expand description

Register CH%s_TX_CONF0 writer

Aliased Type§

struct W { /* private fields */ }

Implementations§

source§

impl W

source

pub fn tx_start(&mut self) -> TX_START_W<'_, CH_TX_CONF0_SPEC>

Bit 0 - reg_tx_start_ch0.

source

pub fn mem_rd_rst(&mut self) -> MEM_RD_RST_W<'_, CH_TX_CONF0_SPEC>

Bit 1 - reg_mem_rd_rst_ch0.

source

pub fn apb_mem_rst(&mut self) -> APB_MEM_RST_W<'_, CH_TX_CONF0_SPEC>

Bit 2 - reg_apb_mem_rst_ch0.

source

pub fn tx_conti_mode(&mut self) -> TX_CONTI_MODE_W<'_, CH_TX_CONF0_SPEC>

Bit 3 - reg_tx_conti_mode_ch0.

source

pub fn mem_tx_wrap_en(&mut self) -> MEM_TX_WRAP_EN_W<'_, CH_TX_CONF0_SPEC>

Bit 4 - reg_mem_tx_wrap_en_ch0.

source

pub fn idle_out_lv(&mut self) -> IDLE_OUT_LV_W<'_, CH_TX_CONF0_SPEC>

Bit 5 - reg_idle_out_lv_ch0.

source

pub fn idle_out_en(&mut self) -> IDLE_OUT_EN_W<'_, CH_TX_CONF0_SPEC>

Bit 6 - reg_idle_out_en_ch0.

source

pub fn tx_stop(&mut self) -> TX_STOP_W<'_, CH_TX_CONF0_SPEC>

Bit 7 - reg_tx_stop_ch0.

source

pub fn div_cnt(&mut self) -> DIV_CNT_W<'_, CH_TX_CONF0_SPEC>

Bits 8:15 - reg_div_cnt_ch0.

source

pub fn mem_size(&mut self) -> MEM_SIZE_W<'_, CH_TX_CONF0_SPEC>

Bits 16:18 - reg_mem_size_ch0.

source

pub fn carrier_eff_en(&mut self) -> CARRIER_EFF_EN_W<'_, CH_TX_CONF0_SPEC>

Bit 20 - reg_carrier_eff_en_ch0.

source

pub fn carrier_en(&mut self) -> CARRIER_EN_W<'_, CH_TX_CONF0_SPEC>

Bit 21 - reg_carrier_en_ch0.

source

pub fn carrier_out_lv(&mut self) -> CARRIER_OUT_LV_W<'_, CH_TX_CONF0_SPEC>

Bit 22 - reg_carrier_out_lv_ch0.

source

pub fn afifo_rst(&mut self) -> AFIFO_RST_W<'_, CH_TX_CONF0_SPEC>

Bit 23 - reg_afifo_rst_ch0.

source

pub fn conf_update(&mut self) -> CONF_UPDATE_W<'_, CH_TX_CONF0_SPEC>

Bit 24 - reg_reg_conf_update_ch0.