1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
#[doc = "Register `IN_STATE_CH1` reader"]
pub struct R(crate::R<IN_STATE_CH1_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<IN_STATE_CH1_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<IN_STATE_CH1_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<IN_STATE_CH1_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Field `INLINK_DSCR_ADDR_CH1` reader - This register stores the current inlink descriptor's address."]
pub struct INLINK_DSCR_ADDR_CH1_R(crate::FieldReader<u32, u32>);
impl INLINK_DSCR_ADDR_CH1_R {
#[inline(always)]
pub(crate) fn new(bits: u32) -> Self {
INLINK_DSCR_ADDR_CH1_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for INLINK_DSCR_ADDR_CH1_R {
type Target = crate::FieldReader<u32, u32>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `IN_DSCR_STATE_CH1` reader - reserved"]
pub struct IN_DSCR_STATE_CH1_R(crate::FieldReader<u8, u8>);
impl IN_DSCR_STATE_CH1_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
IN_DSCR_STATE_CH1_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for IN_DSCR_STATE_CH1_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `IN_STATE_CH1` reader - reserved"]
pub struct IN_STATE_CH1_R(crate::FieldReader<u8, u8>);
impl IN_STATE_CH1_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
IN_STATE_CH1_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for IN_STATE_CH1_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl R {
#[doc = "Bits 0:17 - This register stores the current inlink descriptor's address."]
#[inline(always)]
pub fn inlink_dscr_addr_ch1(&self) -> INLINK_DSCR_ADDR_CH1_R {
INLINK_DSCR_ADDR_CH1_R::new((self.bits & 0x0003_ffff) as u32)
}
#[doc = "Bits 18:19 - reserved"]
#[inline(always)]
pub fn in_dscr_state_ch1(&self) -> IN_DSCR_STATE_CH1_R {
IN_DSCR_STATE_CH1_R::new(((self.bits >> 18) & 3) as u8)
}
#[doc = "Bits 20:22 - reserved"]
#[inline(always)]
pub fn in_state_ch1(&self) -> IN_STATE_CH1_R {
IN_STATE_CH1_R::new(((self.bits >> 20) & 7) as u8)
}
}
#[doc = "DMA_IN_STATE_CH1_REG.\n\nThis register you can [`read`]
(crate::generic::Reg::read). See [API]
(https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [in_state_ch1]
(index.html) module"]
pub struct IN_STATE_CH1_SPEC;
impl crate::RegisterSpec for IN_STATE_CH1_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [in_state_ch1::R]
(R) reader structure"]
impl crate::Readable for IN_STATE_CH1_SPEC {
type Reader = R;
}
#[doc = "`reset()` method sets IN_STATE_CH1 to value 0"]
impl crate::Resettable for IN_STATE_CH1_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}