1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148

#[doc = "Register `RTC_CPU_PERIOD_CONF` reader"]
pub struct R(crate::R<RTC_CPU_PERIOD_CONF_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<RTC_CPU_PERIOD_CONF_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<RTC_CPU_PERIOD_CONF_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<RTC_CPU_PERIOD_CONF_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `RTC_CPU_PERIOD_CONF` writer"]
pub struct W(crate::W<RTC_CPU_PERIOD_CONF_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<RTC_CPU_PERIOD_CONF_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<RTC_CPU_PERIOD_CONF_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<RTC_CPU_PERIOD_CONF_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `RTC_CPUSEL_CONF` reader - CPU sel option"]
pub struct RTC_CPUSEL_CONF_R(crate::FieldReader<bool, bool>);
impl RTC_CPUSEL_CONF_R {
    pub(crate) fn new(bits: bool) -> Self {
        RTC_CPUSEL_CONF_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for RTC_CPUSEL_CONF_R {
    type Target = crate::FieldReader<bool, bool>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `RTC_CPUSEL_CONF` writer - CPU sel option"]
pub struct RTC_CPUSEL_CONF_W<'a> {
    w: &'a mut W,
}
impl<'a> RTC_CPUSEL_CONF_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 29)) | ((value as u32 & 0x01) << 29);
        self.w
    }
}
#[doc = "Field `RTC_CPUPERIOD_SEL` reader - CPU clk sel option"]
pub struct RTC_CPUPERIOD_SEL_R(crate::FieldReader<u8, u8>);
impl RTC_CPUPERIOD_SEL_R {
    pub(crate) fn new(bits: u8) -> Self {
        RTC_CPUPERIOD_SEL_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for RTC_CPUPERIOD_SEL_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `RTC_CPUPERIOD_SEL` writer - CPU clk sel option"]
pub struct RTC_CPUPERIOD_SEL_W<'a> {
    w: &'a mut W,
}
impl<'a> RTC_CPUPERIOD_SEL_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x03 << 30)) | ((value as u32 & 0x03) << 30);
        self.w
    }
}
impl R {
    #[doc = "Bit 29 - CPU sel option"]
    #[inline(always)]
    pub fn rtc_cpusel_conf(&self) -> RTC_CPUSEL_CONF_R {
        RTC_CPUSEL_CONF_R::new(((self.bits >> 29) & 0x01) != 0)
    }
    #[doc = "Bits 30:31 - CPU clk sel option"]
    #[inline(always)]
    pub fn rtc_cpuperiod_sel(&self) -> RTC_CPUPERIOD_SEL_R {
        RTC_CPUPERIOD_SEL_R::new(((self.bits >> 30) & 0x03) as u8)
    }
}
impl W {
    #[doc = "Bit 29 - CPU sel option"]
    #[inline(always)]
    pub fn rtc_cpusel_conf(&mut self) -> RTC_CPUSEL_CONF_W {
        RTC_CPUSEL_CONF_W { w: self }
    }
    #[doc = "Bits 30:31 - CPU clk sel option"]
    #[inline(always)]
    pub fn rtc_cpuperiod_sel(&mut self) -> RTC_CPUPERIOD_SEL_W {
        RTC_CPUPERIOD_SEL_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "rtc configure register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [rtc_cpu_period_conf](index.html) module"]
pub struct RTC_CPU_PERIOD_CONF_SPEC;
impl crate::RegisterSpec for RTC_CPU_PERIOD_CONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [rtc_cpu_period_conf::R](R) reader structure"]
impl crate::Readable for RTC_CPU_PERIOD_CONF_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [rtc_cpu_period_conf::W](W) writer structure"]
impl crate::Writable for RTC_CPU_PERIOD_CONF_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets RTC_CPU_PERIOD_CONF to value 0"]
impl crate::Resettable for RTC_CPU_PERIOD_CONF_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}