1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
#[doc = "Register `SR` reader"]
pub struct R(crate::R<SR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<SR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<SR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<SR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Field `RESP_REC` reader - reg_resp_rec"]
pub type RESP_REC_R = crate::BitReader<bool>;
#[doc = "Field `SLAVE_RW` reader - reg_slave_rw"]
pub type SLAVE_RW_R = crate::BitReader<bool>;
#[doc = "Field `ARB_LOST` reader - reg_arb_lost"]
pub type ARB_LOST_R = crate::BitReader<bool>;
#[doc = "Field `BUS_BUSY` reader - reg_bus_busy"]
pub type BUS_BUSY_R = crate::BitReader<bool>;
#[doc = "Field `SLAVE_ADDRESSED` reader - reg_slave_addressed"]
pub type SLAVE_ADDRESSED_R = crate::BitReader<bool>;
#[doc = "Field `RXFIFO_CNT` reader - reg_rxfifo_cnt"]
pub type RXFIFO_CNT_R = crate::FieldReader<u8, u8>;
#[doc = "Field `STRETCH_CAUSE` reader - reg_stretch_cause"]
pub type STRETCH_CAUSE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `TXFIFO_CNT` reader - reg_txfifo_cnt"]
pub type TXFIFO_CNT_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SCL_MAIN_STATE_LAST` reader - reg_scl_main_state_last"]
pub type SCL_MAIN_STATE_LAST_R = crate::FieldReader<u8, u8>;
#[doc = "Field `SCL_STATE_LAST` reader - reg_scl_state_last"]
pub type SCL_STATE_LAST_R = crate::FieldReader<u8, u8>;
impl R {
#[doc = "Bit 0 - reg_resp_rec"]
#[inline(always)]
pub fn resp_rec(&self) -> RESP_REC_R {
RESP_REC_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - reg_slave_rw"]
#[inline(always)]
pub fn slave_rw(&self) -> SLAVE_RW_R {
SLAVE_RW_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 3 - reg_arb_lost"]
#[inline(always)]
pub fn arb_lost(&self) -> ARB_LOST_R {
ARB_LOST_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - reg_bus_busy"]
#[inline(always)]
pub fn bus_busy(&self) -> BUS_BUSY_R {
BUS_BUSY_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - reg_slave_addressed"]
#[inline(always)]
pub fn slave_addressed(&self) -> SLAVE_ADDRESSED_R {
SLAVE_ADDRESSED_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bits 8:13 - reg_rxfifo_cnt"]
#[inline(always)]
pub fn rxfifo_cnt(&self) -> RXFIFO_CNT_R {
RXFIFO_CNT_R::new(((self.bits >> 8) & 0x3f) as u8)
}
#[doc = "Bits 14:15 - reg_stretch_cause"]
#[inline(always)]
pub fn stretch_cause(&self) -> STRETCH_CAUSE_R {
STRETCH_CAUSE_R::new(((self.bits >> 14) & 3) as u8)
}
#[doc = "Bits 18:23 - reg_txfifo_cnt"]
#[inline(always)]
pub fn txfifo_cnt(&self) -> TXFIFO_CNT_R {
TXFIFO_CNT_R::new(((self.bits >> 18) & 0x3f) as u8)
}
#[doc = "Bits 24:26 - reg_scl_main_state_last"]
#[inline(always)]
pub fn scl_main_state_last(&self) -> SCL_MAIN_STATE_LAST_R {
SCL_MAIN_STATE_LAST_R::new(((self.bits >> 24) & 7) as u8)
}
#[doc = "Bits 28:30 - reg_scl_state_last"]
#[inline(always)]
pub fn scl_state_last(&self) -> SCL_STATE_LAST_R {
SCL_STATE_LAST_R::new(((self.bits >> 28) & 7) as u8)
}
}
#[doc = "I2C_SR_REG\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [sr](index.html) module"]
pub struct SR_SPEC;
impl crate::RegisterSpec for SR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [sr::R](R) reader structure"]
impl crate::Readable for SR_SPEC {
type Reader = R;
}
#[doc = "`reset()` method sets SR to value 0xc000"]
impl crate::Resettable for SR_SPEC {
const RESET_VALUE: Self::Ux = 0xc000;
}