1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67

#[doc = "Reader of register TIMG_WDTCONFIG1"]
pub type R = crate::R<u32, super::TIMG_WDTCONFIG1>;
#[doc = "Writer for register TIMG_WDTCONFIG1"]
pub type W = crate::W<u32, super::TIMG_WDTCONFIG1>;
#[doc = "Register TIMG_WDTCONFIG1 `reset()`'s with value 0"]
impl crate::ResetValue for super::TIMG_WDTCONFIG1 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `TIMG_WDT_CLK_PRESCALE`"]
pub type TIMG_WDT_CLK_PRESCALE_R = crate::R<u16, u16>;
#[doc = "Write proxy for field `TIMG_WDT_CLK_PRESCALE`"]
pub struct TIMG_WDT_CLK_PRESCALE_W<'a> {
    w: &'a mut W,
}
impl<'a> TIMG_WDT_CLK_PRESCALE_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u16) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0xffff << 16)) | (((value as u32) & 0xffff) << 16);
        self.w
    }
}
#[doc = "Write proxy for field `TIMG_WDT_DIVCNT_RST`"]
pub struct TIMG_WDT_DIVCNT_RST_W<'a> {
    w: &'a mut W,
}
impl<'a> TIMG_WDT_DIVCNT_RST_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01);
        self.w
    }
}
impl R {
    #[doc = "Bits 16:31"]
    #[inline(always)]
    pub fn timg_wdt_clk_prescale(&self) -> TIMG_WDT_CLK_PRESCALE_R {
        TIMG_WDT_CLK_PRESCALE_R::new(((self.bits >> 16) & 0xffff) as u16)
    }
}
impl W {
    #[doc = "Bits 16:31"]
    #[inline(always)]
    pub fn timg_wdt_clk_prescale(&mut self) -> TIMG_WDT_CLK_PRESCALE_W {
        TIMG_WDT_CLK_PRESCALE_W { w: self }
    }
    #[doc = "Bit 0"]
    #[inline(always)]
    pub fn timg_wdt_divcnt_rst(&mut self) -> TIMG_WDT_DIVCNT_RST_W {
        TIMG_WDT_DIVCNT_RST_W { w: self }
    }
}