1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54
#[doc = "Reader of register SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0"] pub type R = crate::R<u32, super::SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0>; #[doc = "Writer for register SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0"] pub type W = crate::W<u32, super::SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0>; #[doc = "Register SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0 `reset()`'s with value 0"] impl crate::ResetValue for super::SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_0 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK`"] pub type SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK`"] pub struct SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !0x01) | ((value as u32) & 0x01); self.w } } impl R { #[doc = "Bit 0"] #[inline(always)] pub fn sensitive_dma_apbperi_lc_pms_constrain_lock( &self, ) -> SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_R { SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_R::new((self.bits & 0x01) != 0) } } impl W { #[doc = "Bit 0"] #[inline(always)] pub fn sensitive_dma_apbperi_lc_pms_constrain_lock( &mut self, ) -> SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_W { SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_W { w: self } } }