1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378
#[doc = "Reader of register SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1"] pub type R = crate::R<u32, super::SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1>; #[doc = "Writer for register SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1"] pub type W = crate::W<u32, super::SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1>; #[doc = "Register SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1 `reset()`'s with value 0"] impl crate::ResetValue for super::SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_1 { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 30)) | (((value as u32) & 0x03) << 30); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 26)) | (((value as u32) & 0x03) << 26); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 24)) | (((value as u32) & 0x03) << 24); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 18)) | (((value as u32) & 0x03) << 18); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 16)) | (((value as u32) & 0x03) << 16); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 14)) | (((value as u32) & 0x03) << 14); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 12)) | (((value as u32) & 0x03) << 12); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 10)) | (((value as u32) & 0x03) << 10); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 8)) | (((value as u32) & 0x03) << 8); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 6)) | (((value as u32) & 0x03) << 6); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 4)) | (((value as u32) & 0x03) << 4); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 2)) | (((value as u32) & 0x03) << 2); self.w } } #[doc = "Reader of field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART`"] pub type SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_R = crate::R<u8, u8>; #[doc = "Write proxy for field `SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART`"] pub struct SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_W<'a> { w: &'a mut W, } impl<'a> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !0x03) | ((value as u32) & 0x03); self.w } } impl R { #[doc = "Bits 30:31"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_uart1( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_R::new(((self.bits >> 30) & 0x03) as u8) } #[doc = "Bits 26:27"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_i2c( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_R::new(((self.bits >> 26) & 0x03) as u8) } #[doc = "Bits 24:25"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_misc( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_R::new(((self.bits >> 24) & 0x03) as u8) } #[doc = "Bits 18:19"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_wdg( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_R::new(((self.bits >> 18) & 0x03) as u8) } #[doc = "Bits 16:17"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_io_mux( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_R::new(((self.bits >> 16) & 0x03) as u8) } #[doc = "Bits 14:15"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_rtc( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_R::new(((self.bits >> 14) & 0x03) as u8) } #[doc = "Bits 12:13"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_timer( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_R::new(((self.bits >> 12) & 0x03) as u8) } #[doc = "Bits 10:11"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_fe(&self) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_R::new(((self.bits >> 10) & 0x03) as u8) } #[doc = "Bits 8:9"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_fe2( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_R::new(((self.bits >> 8) & 0x03) as u8) } #[doc = "Bits 6:7"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_gpio( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_R::new(((self.bits >> 6) & 0x03) as u8) } #[doc = "Bits 4:5"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_g0spi_0( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_R::new(((self.bits >> 4) & 0x03) as u8) } #[doc = "Bits 2:3"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_g0spi_1( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_R::new(((self.bits >> 2) & 0x03) as u8) } #[doc = "Bits 0:1"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_uart( &self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_R { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_R::new((self.bits & 0x03) as u8) } } impl W { #[doc = "Bits 30:31"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_uart1( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_W { w: self } } #[doc = "Bits 26:27"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_i2c( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_W { w: self } } #[doc = "Bits 24:25"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_misc( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_W { w: self } } #[doc = "Bits 18:19"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_wdg( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_W { w: self } } #[doc = "Bits 16:17"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_io_mux( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_W { w: self } } #[doc = "Bits 14:15"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_rtc( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_W { w: self } } #[doc = "Bits 12:13"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_timer( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_W { w: self } } #[doc = "Bits 10:11"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_fe( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_W { w: self } } #[doc = "Bits 8:9"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_fe2( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_W { w: self } } #[doc = "Bits 6:7"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_gpio( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_W { w: self } } #[doc = "Bits 4:5"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_g0spi_0( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_W { w: self } } #[doc = "Bits 2:3"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_g0spi_1( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_W { w: self } } #[doc = "Bits 0:1"] #[inline(always)] pub fn sensitive_backup_bus_pms_constrain_uart( &mut self, ) -> SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_W { SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_W { w: self } } }