1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183

#[doc = "Reader of register DMA_IN_LINK_CH0"]
pub type R = crate::R<u32, super::DMA_IN_LINK_CH0>;
#[doc = "Writer for register DMA_IN_LINK_CH0"]
pub type W = crate::W<u32, super::DMA_IN_LINK_CH0>;
#[doc = "Register DMA_IN_LINK_CH0 `reset()`'s with value 0"]
impl crate::ResetValue for super::DMA_IN_LINK_CH0 {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `DMA_INLINK_PARK_CH0`"]
pub type DMA_INLINK_PARK_CH0_R = crate::R<bool, bool>;
#[doc = "Reader of field `DMA_INLINK_RESTART_CH0`"]
pub type DMA_INLINK_RESTART_CH0_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `DMA_INLINK_RESTART_CH0`"]
pub struct DMA_INLINK_RESTART_CH0_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_INLINK_RESTART_CH0_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23);
        self.w
    }
}
#[doc = "Reader of field `DMA_INLINK_START_CH0`"]
pub type DMA_INLINK_START_CH0_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `DMA_INLINK_START_CH0`"]
pub struct DMA_INLINK_START_CH0_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_INLINK_START_CH0_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22);
        self.w
    }
}
#[doc = "Reader of field `DMA_INLINK_STOP_CH0`"]
pub type DMA_INLINK_STOP_CH0_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `DMA_INLINK_STOP_CH0`"]
pub struct DMA_INLINK_STOP_CH0_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_INLINK_STOP_CH0_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21);
        self.w
    }
}
#[doc = "Reader of field `DMA_INLINK_AUTO_RET_CH0`"]
pub type DMA_INLINK_AUTO_RET_CH0_R = crate::R<bool, bool>;
#[doc = "Write proxy for field `DMA_INLINK_AUTO_RET_CH0`"]
pub struct DMA_INLINK_AUTO_RET_CH0_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_INLINK_AUTO_RET_CH0_W<'a> {
    #[doc = r"Sets the field bit"]
    #[inline(always)]
    pub fn set_bit(self) -> &'a mut W {
        self.bit(true)
    }
    #[doc = r"Clears the field bit"]
    #[inline(always)]
    pub fn clear_bit(self) -> &'a mut W {
        self.bit(false)
    }
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub fn bit(self, value: bool) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x01 << 20)) | (((value as u32) & 0x01) << 20);
        self.w
    }
}
#[doc = "Reader of field `DMA_INLINK_ADDR_CH0`"]
pub type DMA_INLINK_ADDR_CH0_R = crate::R<u32, u32>;
#[doc = "Write proxy for field `DMA_INLINK_ADDR_CH0`"]
pub struct DMA_INLINK_ADDR_CH0_W<'a> {
    w: &'a mut W,
}
impl<'a> DMA_INLINK_ADDR_CH0_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u32) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x000f_ffff) | ((value as u32) & 0x000f_ffff);
        self.w
    }
}
impl R {
    #[doc = "Bit 24"]
    #[inline(always)]
    pub fn dma_inlink_park_ch0(&self) -> DMA_INLINK_PARK_CH0_R {
        DMA_INLINK_PARK_CH0_R::new(((self.bits >> 24) & 0x01) != 0)
    }
    #[doc = "Bit 23"]
    #[inline(always)]
    pub fn dma_inlink_restart_ch0(&self) -> DMA_INLINK_RESTART_CH0_R {
        DMA_INLINK_RESTART_CH0_R::new(((self.bits >> 23) & 0x01) != 0)
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    pub fn dma_inlink_start_ch0(&self) -> DMA_INLINK_START_CH0_R {
        DMA_INLINK_START_CH0_R::new(((self.bits >> 22) & 0x01) != 0)
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn dma_inlink_stop_ch0(&self) -> DMA_INLINK_STOP_CH0_R {
        DMA_INLINK_STOP_CH0_R::new(((self.bits >> 21) & 0x01) != 0)
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn dma_inlink_auto_ret_ch0(&self) -> DMA_INLINK_AUTO_RET_CH0_R {
        DMA_INLINK_AUTO_RET_CH0_R::new(((self.bits >> 20) & 0x01) != 0)
    }
    #[doc = "Bits 0:19"]
    #[inline(always)]
    pub fn dma_inlink_addr_ch0(&self) -> DMA_INLINK_ADDR_CH0_R {
        DMA_INLINK_ADDR_CH0_R::new((self.bits & 0x000f_ffff) as u32)
    }
}
impl W {
    #[doc = "Bit 23"]
    #[inline(always)]
    pub fn dma_inlink_restart_ch0(&mut self) -> DMA_INLINK_RESTART_CH0_W {
        DMA_INLINK_RESTART_CH0_W { w: self }
    }
    #[doc = "Bit 22"]
    #[inline(always)]
    pub fn dma_inlink_start_ch0(&mut self) -> DMA_INLINK_START_CH0_W {
        DMA_INLINK_START_CH0_W { w: self }
    }
    #[doc = "Bit 21"]
    #[inline(always)]
    pub fn dma_inlink_stop_ch0(&mut self) -> DMA_INLINK_STOP_CH0_W {
        DMA_INLINK_STOP_CH0_W { w: self }
    }
    #[doc = "Bit 20"]
    #[inline(always)]
    pub fn dma_inlink_auto_ret_ch0(&mut self) -> DMA_INLINK_AUTO_RET_CH0_W {
        DMA_INLINK_AUTO_RET_CH0_W { w: self }
    }
    #[doc = "Bits 0:19"]
    #[inline(always)]
    pub fn dma_inlink_addr_ch0(&mut self) -> DMA_INLINK_ADDR_CH0_W {
        DMA_INLINK_ADDR_CH0_W { w: self }
    }
}