1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64

#[doc = "Reader of register EXTMEM_IBUS_PMS_TBL_ATTR"]
pub type R = crate::R<u32, super::EXTMEM_IBUS_PMS_TBL_ATTR>;
#[doc = "Writer for register EXTMEM_IBUS_PMS_TBL_ATTR"]
pub type W = crate::W<u32, super::EXTMEM_IBUS_PMS_TBL_ATTR>;
#[doc = "Register EXTMEM_IBUS_PMS_TBL_ATTR `reset()`'s with value 0"]
impl crate::ResetValue for super::EXTMEM_IBUS_PMS_TBL_ATTR {
    type Type = u32;
    #[inline(always)]
    fn reset_value() -> Self::Type {
        0
    }
}
#[doc = "Reader of field `EXTMEM_IBUS_PMS_SCT2_ATTR`"]
pub type EXTMEM_IBUS_PMS_SCT2_ATTR_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `EXTMEM_IBUS_PMS_SCT2_ATTR`"]
pub struct EXTMEM_IBUS_PMS_SCT2_ATTR_W<'a> {
    w: &'a mut W,
}
impl<'a> EXTMEM_IBUS_PMS_SCT2_ATTR_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0x0f << 4)) | (((value as u32) & 0x0f) << 4);
        self.w
    }
}
#[doc = "Reader of field `EXTMEM_IBUS_PMS_SCT1_ATTR`"]
pub type EXTMEM_IBUS_PMS_SCT1_ATTR_R = crate::R<u8, u8>;
#[doc = "Write proxy for field `EXTMEM_IBUS_PMS_SCT1_ATTR`"]
pub struct EXTMEM_IBUS_PMS_SCT1_ATTR_W<'a> {
    w: &'a mut W,
}
impl<'a> EXTMEM_IBUS_PMS_SCT1_ATTR_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !0x0f) | ((value as u32) & 0x0f);
        self.w
    }
}
impl R {
    #[doc = "Bits 4:7"]
    #[inline(always)]
    pub fn extmem_ibus_pms_sct2_attr(&self) -> EXTMEM_IBUS_PMS_SCT2_ATTR_R {
        EXTMEM_IBUS_PMS_SCT2_ATTR_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    #[doc = "Bits 0:3"]
    #[inline(always)]
    pub fn extmem_ibus_pms_sct1_attr(&self) -> EXTMEM_IBUS_PMS_SCT1_ATTR_R {
        EXTMEM_IBUS_PMS_SCT1_ATTR_R::new((self.bits & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bits 4:7"]
    #[inline(always)]
    pub fn extmem_ibus_pms_sct2_attr(&mut self) -> EXTMEM_IBUS_PMS_SCT2_ATTR_W {
        EXTMEM_IBUS_PMS_SCT2_ATTR_W { w: self }
    }
    #[doc = "Bits 0:3"]
    #[inline(always)]
    pub fn extmem_ibus_pms_sct1_attr(&mut self) -> EXTMEM_IBUS_PMS_SCT1_ATTR_W {
        EXTMEM_IBUS_PMS_SCT1_ATTR_W { w: self }
    }
}