1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140

#[doc = "Register `IN_CONF0_CH0` reader"]
pub struct R(crate::R<IN_CONF0_CH0_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<IN_CONF0_CH0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<IN_CONF0_CH0_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<IN_CONF0_CH0_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `IN_CONF0_CH0` writer"]
pub struct W(crate::W<IN_CONF0_CH0_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<IN_CONF0_CH0_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<IN_CONF0_CH0_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<IN_CONF0_CH0_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `IN_RST_CH0` reader - This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer."]
pub type IN_RST_CH0_R = crate::BitReader<bool>;
#[doc = "Field `IN_RST_CH0` writer - This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer."]
pub type IN_RST_CH0_W<'a, const O: u8> = crate::BitWriter<'a, u32, IN_CONF0_CH0_SPEC, bool, O>;
#[doc = "Field `IN_LOOP_TEST_CH0` reader - reserved"]
pub type IN_LOOP_TEST_CH0_R = crate::BitReader<bool>;
#[doc = "Field `IN_LOOP_TEST_CH0` writer - reserved"]
pub type IN_LOOP_TEST_CH0_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, IN_CONF0_CH0_SPEC, bool, O>;
#[doc = "Field `INDSCR_BURST_EN_CH0` reader - Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."]
pub type INDSCR_BURST_EN_CH0_R = crate::BitReader<bool>;
#[doc = "Field `INDSCR_BURST_EN_CH0` writer - Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."]
pub type INDSCR_BURST_EN_CH0_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, IN_CONF0_CH0_SPEC, bool, O>;
#[doc = "Field `IN_DATA_BURST_EN_CH0` reader - Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."]
pub type IN_DATA_BURST_EN_CH0_R = crate::BitReader<bool>;
#[doc = "Field `IN_DATA_BURST_EN_CH0` writer - Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."]
pub type IN_DATA_BURST_EN_CH0_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, IN_CONF0_CH0_SPEC, bool, O>;
#[doc = "Field `MEM_TRANS_EN_CH0` reader - Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."]
pub type MEM_TRANS_EN_CH0_R = crate::BitReader<bool>;
#[doc = "Field `MEM_TRANS_EN_CH0` writer - Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."]
pub type MEM_TRANS_EN_CH0_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, IN_CONF0_CH0_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer."]
    #[inline(always)]
    pub fn in_rst_ch0(&self) -> IN_RST_CH0_R {
        IN_RST_CH0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - reserved"]
    #[inline(always)]
    pub fn in_loop_test_ch0(&self) -> IN_LOOP_TEST_CH0_R {
        IN_LOOP_TEST_CH0_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."]
    #[inline(always)]
    pub fn indscr_burst_en_ch0(&self) -> INDSCR_BURST_EN_CH0_R {
        INDSCR_BURST_EN_CH0_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."]
    #[inline(always)]
    pub fn in_data_burst_en_ch0(&self) -> IN_DATA_BURST_EN_CH0_R {
        IN_DATA_BURST_EN_CH0_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."]
    #[inline(always)]
    pub fn mem_trans_en_ch0(&self) -> MEM_TRANS_EN_CH0_R {
        MEM_TRANS_EN_CH0_R::new(((self.bits >> 4) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer."]
    #[inline(always)]
    pub fn in_rst_ch0(&mut self) -> IN_RST_CH0_W<0> {
        IN_RST_CH0_W::new(self)
    }
    #[doc = "Bit 1 - reserved"]
    #[inline(always)]
    pub fn in_loop_test_ch0(&mut self) -> IN_LOOP_TEST_CH0_W<1> {
        IN_LOOP_TEST_CH0_W::new(self)
    }
    #[doc = "Bit 2 - Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM."]
    #[inline(always)]
    pub fn indscr_burst_en_ch0(&mut self) -> INDSCR_BURST_EN_CH0_W<2> {
        INDSCR_BURST_EN_CH0_W::new(self)
    }
    #[doc = "Bit 3 - Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM."]
    #[inline(always)]
    pub fn in_data_burst_en_ch0(&mut self) -> IN_DATA_BURST_EN_CH0_W<3> {
        IN_DATA_BURST_EN_CH0_W::new(self)
    }
    #[doc = "Bit 4 - Set this bit 1 to enable automatic transmitting data from memory to memory via DMA."]
    #[inline(always)]
    pub fn mem_trans_en_ch0(&mut self) -> MEM_TRANS_EN_CH0_W<4> {
        MEM_TRANS_EN_CH0_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "DMA_IN_CONF0_CH0_REG.\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [in_conf0_ch0](index.html) module"]
pub struct IN_CONF0_CH0_SPEC;
impl crate::RegisterSpec for IN_CONF0_CH0_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [in_conf0_ch0::R](R) reader structure"]
impl crate::Readable for IN_CONF0_CH0_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [in_conf0_ch0::W](W) writer structure"]
impl crate::Writable for IN_CONF0_CH0_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets IN_CONF0_CH0 to value 0"]
impl crate::Resettable for IN_CONF0_CH0_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}