1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105

#[doc = "Register `RD_TIM_CONF` reader"]
pub type R = crate::R<RD_TIM_CONF_SPEC>;
#[doc = "Register `RD_TIM_CONF` writer"]
pub type W = crate::W<RD_TIM_CONF_SPEC>;
#[doc = "Field `THR_A` reader - Configures hold time for efuse read."]
pub type THR_A_R = crate::FieldReader;
#[doc = "Field `THR_A` writer - Configures hold time for efuse read."]
pub type THR_A_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `TRD` reader - Configures pulse time for efuse read."]
pub type TRD_R = crate::FieldReader;
#[doc = "Field `TRD` writer - Configures pulse time for efuse read."]
pub type TRD_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `TSUR_A` reader - Configures setup time for efuse read."]
pub type TSUR_A_R = crate::FieldReader;
#[doc = "Field `TSUR_A` writer - Configures setup time for efuse read."]
pub type TSUR_A_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
#[doc = "Field `READ_INIT_NUM` reader - Configures the initial read time of eFuse."]
pub type READ_INIT_NUM_R = crate::FieldReader;
#[doc = "Field `READ_INIT_NUM` writer - Configures the initial read time of eFuse."]
pub type READ_INIT_NUM_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
impl R {
    #[doc = "Bits 0:7 - Configures hold time for efuse read."]
    #[inline(always)]
    pub fn thr_a(&self) -> THR_A_R {
        THR_A_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bits 8:15 - Configures pulse time for efuse read."]
    #[inline(always)]
    pub fn trd(&self) -> TRD_R {
        TRD_R::new(((self.bits >> 8) & 0xff) as u8)
    }
    #[doc = "Bits 16:23 - Configures setup time for efuse read."]
    #[inline(always)]
    pub fn tsur_a(&self) -> TSUR_A_R {
        TSUR_A_R::new(((self.bits >> 16) & 0xff) as u8)
    }
    #[doc = "Bits 24:31 - Configures the initial read time of eFuse."]
    #[inline(always)]
    pub fn read_init_num(&self) -> READ_INIT_NUM_R {
        READ_INIT_NUM_R::new(((self.bits >> 24) & 0xff) as u8)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RD_TIM_CONF")
            .field("thr_a", &format_args!("{}", self.thr_a().bits()))
            .field("trd", &format_args!("{}", self.trd().bits()))
            .field("tsur_a", &format_args!("{}", self.tsur_a().bits()))
            .field(
                "read_init_num",
                &format_args!("{}", self.read_init_num().bits()),
            )
            .finish()
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<RD_TIM_CONF_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        core::fmt::Debug::fmt(&self.read(), f)
    }
}
impl W {
    #[doc = "Bits 0:7 - Configures hold time for efuse read."]
    #[inline(always)]
    #[must_use]
    pub fn thr_a(&mut self) -> THR_A_W<RD_TIM_CONF_SPEC> {
        THR_A_W::new(self, 0)
    }
    #[doc = "Bits 8:15 - Configures pulse time for efuse read."]
    #[inline(always)]
    #[must_use]
    pub fn trd(&mut self) -> TRD_W<RD_TIM_CONF_SPEC> {
        TRD_W::new(self, 8)
    }
    #[doc = "Bits 16:23 - Configures setup time for efuse read."]
    #[inline(always)]
    #[must_use]
    pub fn tsur_a(&mut self) -> TSUR_A_W<RD_TIM_CONF_SPEC> {
        TSUR_A_W::new(self, 16)
    }
    #[doc = "Bits 24:31 - Configures the initial read time of eFuse."]
    #[inline(always)]
    #[must_use]
    pub fn read_init_num(&mut self) -> READ_INIT_NUM_W<RD_TIM_CONF_SPEC> {
        READ_INIT_NUM_W::new(self, 24)
    }
}
#[doc = "Configures read timing parameters.\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`rd_tim_conf::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`rd_tim_conf::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct RD_TIM_CONF_SPEC;
impl crate::RegisterSpec for RD_TIM_CONF_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`rd_tim_conf::R`](R) reader structure"]
impl crate::Readable for RD_TIM_CONF_SPEC {}
#[doc = "`write(|w| ..)` method takes [`rd_tim_conf::W`](W) writer structure"]
impl crate::Writable for RD_TIM_CONF_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets RD_TIM_CONF to value 0x1201_0201"]
impl crate::Resettable for RD_TIM_CONF_SPEC {
    const RESET_VALUE: u32 = 0x1201_0201;
}