1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88
#[doc = "Reader of register PRO_CACHE_LOCK_1_ADDR"] pub type R = crate::R<u32, super::PRO_CACHE_LOCK_1_ADDR>; #[doc = "Writer for register PRO_CACHE_LOCK_1_ADDR"] pub type W = crate::W<u32, super::PRO_CACHE_LOCK_1_ADDR>; #[doc = "Register PRO_CACHE_LOCK_1_ADDR `reset()`'s with value 0"] impl crate::ResetValue for super::PRO_CACHE_LOCK_1_ADDR { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `PRO_CACHE_LOCK_1_ADDR_MAX`"] pub type PRO_CACHE_LOCK_1_ADDR_MAX_R = crate::R<u8, u8>; #[doc = "Write proxy for field `PRO_CACHE_LOCK_1_ADDR_MAX`"] pub struct PRO_CACHE_LOCK_1_ADDR_MAX_W<'a> { w: &'a mut W, } impl<'a> PRO_CACHE_LOCK_1_ADDR_MAX_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 18)) | (((value as u32) & 0x0f) << 18); self.w } } #[doc = "Reader of field `PRO_CACHE_LOCK_1_ADDR_MIN`"] pub type PRO_CACHE_LOCK_1_ADDR_MIN_R = crate::R<u8, u8>; #[doc = "Write proxy for field `PRO_CACHE_LOCK_1_ADDR_MIN`"] pub struct PRO_CACHE_LOCK_1_ADDR_MIN_W<'a> { w: &'a mut W, } impl<'a> PRO_CACHE_LOCK_1_ADDR_MIN_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x0f << 14)) | (((value as u32) & 0x0f) << 14); self.w } } #[doc = "Reader of field `PRO_CACHE_LOCK_1_ADDR_PRE`"] pub type PRO_CACHE_LOCK_1_ADDR_PRE_R = crate::R<u16, u16>; #[doc = "Write proxy for field `PRO_CACHE_LOCK_1_ADDR_PRE`"] pub struct PRO_CACHE_LOCK_1_ADDR_PRE_W<'a> { w: &'a mut W, } impl<'a> PRO_CACHE_LOCK_1_ADDR_PRE_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u16) -> &'a mut W { self.w.bits = (self.w.bits & !0x3fff) | ((value as u32) & 0x3fff); self.w } } impl R { #[doc = "Bits 18:21"] #[inline(always)] pub fn pro_cache_lock_1_addr_max(&self) -> PRO_CACHE_LOCK_1_ADDR_MAX_R { PRO_CACHE_LOCK_1_ADDR_MAX_R::new(((self.bits >> 18) & 0x0f) as u8) } #[doc = "Bits 14:17"] #[inline(always)] pub fn pro_cache_lock_1_addr_min(&self) -> PRO_CACHE_LOCK_1_ADDR_MIN_R { PRO_CACHE_LOCK_1_ADDR_MIN_R::new(((self.bits >> 14) & 0x0f) as u8) } #[doc = "Bits 0:13"] #[inline(always)] pub fn pro_cache_lock_1_addr_pre(&self) -> PRO_CACHE_LOCK_1_ADDR_PRE_R { PRO_CACHE_LOCK_1_ADDR_PRE_R::new((self.bits & 0x3fff) as u16) } } impl W { #[doc = "Bits 18:21"] #[inline(always)] pub fn pro_cache_lock_1_addr_max(&mut self) -> PRO_CACHE_LOCK_1_ADDR_MAX_W { PRO_CACHE_LOCK_1_ADDR_MAX_W { w: self } } #[doc = "Bits 14:17"] #[inline(always)] pub fn pro_cache_lock_1_addr_min(&mut self) -> PRO_CACHE_LOCK_1_ADDR_MIN_W { PRO_CACHE_LOCK_1_ADDR_MIN_W { w: self } } #[doc = "Bits 0:13"] #[inline(always)] pub fn pro_cache_lock_1_addr_pre(&mut self) -> PRO_CACHE_LOCK_1_ADDR_PRE_W { PRO_CACHE_LOCK_1_ADDR_PRE_W { w: self } } }