#[doc = "Register `INT_ENA` reader"]
pub struct R(crate::R<INT_ENA_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<INT_ENA_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<INT_ENA_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<INT_ENA_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `INT_ENA` writer"]
pub struct W(crate::W<INT_ENA_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<INT_ENA_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<INT_ENA_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<INT_ENA_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `RXFIFO_FULL_INT_ENA` reader - This is the enable bit for rxfifo_full_int_st register."]
pub type RXFIFO_FULL_INT_ENA_R = crate::BitReader;
#[doc = "Field `RXFIFO_FULL_INT_ENA` writer - This is the enable bit for rxfifo_full_int_st register."]
pub type RXFIFO_FULL_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `TXFIFO_EMPTY_INT_ENA` reader - This is the enable bit for rxfifo_full_int_st register."]
pub type TXFIFO_EMPTY_INT_ENA_R = crate::BitReader;
#[doc = "Field `TXFIFO_EMPTY_INT_ENA` writer - This is the enable bit for rxfifo_full_int_st register."]
pub type TXFIFO_EMPTY_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `PARITY_ERR_INT_ENA` reader - This is the enable bit for parity_err_int_st register."]
pub type PARITY_ERR_INT_ENA_R = crate::BitReader;
#[doc = "Field `PARITY_ERR_INT_ENA` writer - This is the enable bit for parity_err_int_st register."]
pub type PARITY_ERR_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `FRM_ERR_INT_ENA` reader - This is the enable bit for frm_err_int_st register."]
pub type FRM_ERR_INT_ENA_R = crate::BitReader;
#[doc = "Field `FRM_ERR_INT_ENA` writer - This is the enable bit for frm_err_int_st register."]
pub type FRM_ERR_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `RXFIFO_OVF_INT_ENA` reader - This is the enable bit for rxfifo_ovf_int_st register."]
pub type RXFIFO_OVF_INT_ENA_R = crate::BitReader;
#[doc = "Field `RXFIFO_OVF_INT_ENA` writer - This is the enable bit for rxfifo_ovf_int_st register."]
pub type RXFIFO_OVF_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `DSR_CHG_INT_ENA` reader - This is the enable bit for dsr_chg_int_st register."]
pub type DSR_CHG_INT_ENA_R = crate::BitReader;
#[doc = "Field `DSR_CHG_INT_ENA` writer - This is the enable bit for dsr_chg_int_st register."]
pub type DSR_CHG_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `CTS_CHG_INT_ENA` reader - This is the enable bit for cts_chg_int_st register."]
pub type CTS_CHG_INT_ENA_R = crate::BitReader;
#[doc = "Field `CTS_CHG_INT_ENA` writer - This is the enable bit for cts_chg_int_st register."]
pub type CTS_CHG_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `BRK_DET_INT_ENA` reader - This is the enable bit for brk_det_int_st register."]
pub type BRK_DET_INT_ENA_R = crate::BitReader;
#[doc = "Field `BRK_DET_INT_ENA` writer - This is the enable bit for brk_det_int_st register."]
pub type BRK_DET_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `RXFIFO_TOUT_INT_ENA` reader - This is the enable bit for rxfifo_tout_int_st register."]
pub type RXFIFO_TOUT_INT_ENA_R = crate::BitReader;
#[doc = "Field `RXFIFO_TOUT_INT_ENA` writer - This is the enable bit for rxfifo_tout_int_st register."]
pub type RXFIFO_TOUT_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `SW_XON_INT_ENA` reader - This is the enable bit for sw_xon_int_st register."]
pub type SW_XON_INT_ENA_R = crate::BitReader;
#[doc = "Field `SW_XON_INT_ENA` writer - This is the enable bit for sw_xon_int_st register."]
pub type SW_XON_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `SW_XOFF_INT_ENA` reader - This is the enable bit for sw_xoff_int_st register."]
pub type SW_XOFF_INT_ENA_R = crate::BitReader;
#[doc = "Field `SW_XOFF_INT_ENA` writer - This is the enable bit for sw_xoff_int_st register."]
pub type SW_XOFF_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `GLITCH_DET_INT_ENA` reader - This is the enable bit for glitch_det_int_st register."]
pub type GLITCH_DET_INT_ENA_R = crate::BitReader;
#[doc = "Field `GLITCH_DET_INT_ENA` writer - This is the enable bit for glitch_det_int_st register."]
pub type GLITCH_DET_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `TX_BRK_DONE_INT_ENA` reader - This is the enable bit for tx_brk_done_int_st register."]
pub type TX_BRK_DONE_INT_ENA_R = crate::BitReader;
#[doc = "Field `TX_BRK_DONE_INT_ENA` writer - This is the enable bit for tx_brk_done_int_st register."]
pub type TX_BRK_DONE_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `TX_BRK_IDLE_DONE_INT_ENA` reader - This is the enable bit for tx_brk_idle_done_int_st register."]
pub type TX_BRK_IDLE_DONE_INT_ENA_R = crate::BitReader;
#[doc = "Field `TX_BRK_IDLE_DONE_INT_ENA` writer - This is the enable bit for tx_brk_idle_done_int_st register."]
pub type TX_BRK_IDLE_DONE_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `TX_DONE_INT_ENA` reader - This is the enable bit for tx_done_int_st register."]
pub type TX_DONE_INT_ENA_R = crate::BitReader;
#[doc = "Field `TX_DONE_INT_ENA` writer - This is the enable bit for tx_done_int_st register."]
pub type TX_DONE_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `RS485_PARITY_ERR_INT_ENA` reader - This is the enable bit for rs485_parity_err_int_st register."]
pub type RS485_PARITY_ERR_INT_ENA_R = crate::BitReader;
#[doc = "Field `RS485_PARITY_ERR_INT_ENA` writer - This is the enable bit for rs485_parity_err_int_st register."]
pub type RS485_PARITY_ERR_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `RS485_FRM_ERR_INT_ENA` reader - This is the enable bit for rs485_parity_err_int_st register."]
pub type RS485_FRM_ERR_INT_ENA_R = crate::BitReader;
#[doc = "Field `RS485_FRM_ERR_INT_ENA` writer - This is the enable bit for rs485_parity_err_int_st register."]
pub type RS485_FRM_ERR_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `RS485_CLASH_INT_ENA` reader - This is the enable bit for rs485_clash_int_st register."]
pub type RS485_CLASH_INT_ENA_R = crate::BitReader;
#[doc = "Field `RS485_CLASH_INT_ENA` writer - This is the enable bit for rs485_clash_int_st register."]
pub type RS485_CLASH_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
#[doc = "Field `AT_CMD_CHAR_DET_INT_ENA` reader - This is the enable bit for at_cmd_char_det_int_st register."]
pub type AT_CMD_CHAR_DET_INT_ENA_R = crate::BitReader;
#[doc = "Field `AT_CMD_CHAR_DET_INT_ENA` writer - This is the enable bit for at_cmd_char_det_int_st register."]
pub type AT_CMD_CHAR_DET_INT_ENA_W<'a, const O: u8> = crate::BitWriter<'a, INT_ENA_SPEC, O>;
impl R {
#[doc = "Bit 0 - This is the enable bit for rxfifo_full_int_st register."]
#[inline(always)]
pub fn rxfifo_full_int_ena(&self) -> RXFIFO_FULL_INT_ENA_R {
RXFIFO_FULL_INT_ENA_R::new((self.bits & 1) != 0)
}
#[doc = "Bit 1 - This is the enable bit for rxfifo_full_int_st register."]
#[inline(always)]
pub fn txfifo_empty_int_ena(&self) -> TXFIFO_EMPTY_INT_ENA_R {
TXFIFO_EMPTY_INT_ENA_R::new(((self.bits >> 1) & 1) != 0)
}
#[doc = "Bit 2 - This is the enable bit for parity_err_int_st register."]
#[inline(always)]
pub fn parity_err_int_ena(&self) -> PARITY_ERR_INT_ENA_R {
PARITY_ERR_INT_ENA_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - This is the enable bit for frm_err_int_st register."]
#[inline(always)]
pub fn frm_err_int_ena(&self) -> FRM_ERR_INT_ENA_R {
FRM_ERR_INT_ENA_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - This is the enable bit for rxfifo_ovf_int_st register."]
#[inline(always)]
pub fn rxfifo_ovf_int_ena(&self) -> RXFIFO_OVF_INT_ENA_R {
RXFIFO_OVF_INT_ENA_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - This is the enable bit for dsr_chg_int_st register."]
#[inline(always)]
pub fn dsr_chg_int_ena(&self) -> DSR_CHG_INT_ENA_R {
DSR_CHG_INT_ENA_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 6 - This is the enable bit for cts_chg_int_st register."]
#[inline(always)]
pub fn cts_chg_int_ena(&self) -> CTS_CHG_INT_ENA_R {
CTS_CHG_INT_ENA_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 7 - This is the enable bit for brk_det_int_st register."]
#[inline(always)]
pub fn brk_det_int_ena(&self) -> BRK_DET_INT_ENA_R {
BRK_DET_INT_ENA_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bit 8 - This is the enable bit for rxfifo_tout_int_st register."]
#[inline(always)]
pub fn rxfifo_tout_int_ena(&self) -> RXFIFO_TOUT_INT_ENA_R {
RXFIFO_TOUT_INT_ENA_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bit 9 - This is the enable bit for sw_xon_int_st register."]
#[inline(always)]
pub fn sw_xon_int_ena(&self) -> SW_XON_INT_ENA_R {
SW_XON_INT_ENA_R::new(((self.bits >> 9) & 1) != 0)
}
#[doc = "Bit 10 - This is the enable bit for sw_xoff_int_st register."]
#[inline(always)]
pub fn sw_xoff_int_ena(&self) -> SW_XOFF_INT_ENA_R {
SW_XOFF_INT_ENA_R::new(((self.bits >> 10) & 1) != 0)
}
#[doc = "Bit 11 - This is the enable bit for glitch_det_int_st register."]
#[inline(always)]
pub fn glitch_det_int_ena(&self) -> GLITCH_DET_INT_ENA_R {
GLITCH_DET_INT_ENA_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 12 - This is the enable bit for tx_brk_done_int_st register."]
#[inline(always)]
pub fn tx_brk_done_int_ena(&self) -> TX_BRK_DONE_INT_ENA_R {
TX_BRK_DONE_INT_ENA_R::new(((self.bits >> 12) & 1) != 0)
}
#[doc = "Bit 13 - This is the enable bit for tx_brk_idle_done_int_st register."]
#[inline(always)]
pub fn tx_brk_idle_done_int_ena(&self) -> TX_BRK_IDLE_DONE_INT_ENA_R {
TX_BRK_IDLE_DONE_INT_ENA_R::new(((self.bits >> 13) & 1) != 0)
}
#[doc = "Bit 14 - This is the enable bit for tx_done_int_st register."]
#[inline(always)]
pub fn tx_done_int_ena(&self) -> TX_DONE_INT_ENA_R {
TX_DONE_INT_ENA_R::new(((self.bits >> 14) & 1) != 0)
}
#[doc = "Bit 15 - This is the enable bit for rs485_parity_err_int_st register."]
#[inline(always)]
pub fn rs485_parity_err_int_ena(&self) -> RS485_PARITY_ERR_INT_ENA_R {
RS485_PARITY_ERR_INT_ENA_R::new(((self.bits >> 15) & 1) != 0)
}
#[doc = "Bit 16 - This is the enable bit for rs485_parity_err_int_st register."]
#[inline(always)]
pub fn rs485_frm_err_int_ena(&self) -> RS485_FRM_ERR_INT_ENA_R {
RS485_FRM_ERR_INT_ENA_R::new(((self.bits >> 16) & 1) != 0)
}
#[doc = "Bit 17 - This is the enable bit for rs485_clash_int_st register."]
#[inline(always)]
pub fn rs485_clash_int_ena(&self) -> RS485_CLASH_INT_ENA_R {
RS485_CLASH_INT_ENA_R::new(((self.bits >> 17) & 1) != 0)
}
#[doc = "Bit 18 - This is the enable bit for at_cmd_char_det_int_st register."]
#[inline(always)]
pub fn at_cmd_char_det_int_ena(&self) -> AT_CMD_CHAR_DET_INT_ENA_R {
AT_CMD_CHAR_DET_INT_ENA_R::new(((self.bits >> 18) & 1) != 0)
}
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
f.debug_struct("INT_ENA")
.field(
"rxfifo_full_int_ena",
&format_args!("{}", self.rxfifo_full_int_ena().bit()),
)
.field(
"txfifo_empty_int_ena",
&format_args!("{}", self.txfifo_empty_int_ena().bit()),
)
.field(
"parity_err_int_ena",
&format_args!("{}", self.parity_err_int_ena().bit()),
)
.field(
"frm_err_int_ena",
&format_args!("{}", self.frm_err_int_ena().bit()),
)
.field(
"rxfifo_ovf_int_ena",
&format_args!("{}", self.rxfifo_ovf_int_ena().bit()),
)
.field(
"dsr_chg_int_ena",
&format_args!("{}", self.dsr_chg_int_ena().bit()),
)
.field(
"cts_chg_int_ena",
&format_args!("{}", self.cts_chg_int_ena().bit()),
)
.field(
"brk_det_int_ena",
&format_args!("{}", self.brk_det_int_ena().bit()),
)
.field(
"rxfifo_tout_int_ena",
&format_args!("{}", self.rxfifo_tout_int_ena().bit()),
)
.field(
"sw_xon_int_ena",
&format_args!("{}", self.sw_xon_int_ena().bit()),
)
.field(
"sw_xoff_int_ena",
&format_args!("{}", self.sw_xoff_int_ena().bit()),
)
.field(
"glitch_det_int_ena",
&format_args!("{}", self.glitch_det_int_ena().bit()),
)
.field(
"tx_brk_done_int_ena",
&format_args!("{}", self.tx_brk_done_int_ena().bit()),
)
.field(
"tx_brk_idle_done_int_ena",
&format_args!("{}", self.tx_brk_idle_done_int_ena().bit()),
)
.field(
"tx_done_int_ena",
&format_args!("{}", self.tx_done_int_ena().bit()),
)
.field(
"rs485_parity_err_int_ena",
&format_args!("{}", self.rs485_parity_err_int_ena().bit()),
)
.field(
"rs485_frm_err_int_ena",
&format_args!("{}", self.rs485_frm_err_int_ena().bit()),
)
.field(
"rs485_clash_int_ena",
&format_args!("{}", self.rs485_clash_int_ena().bit()),
)
.field(
"at_cmd_char_det_int_ena",
&format_args!("{}", self.at_cmd_char_det_int_ena().bit()),
)
.finish()
}
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<INT_ENA_SPEC> {
fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
self.read().fmt(f)
}
}
impl W {
#[doc = "Bit 0 - This is the enable bit for rxfifo_full_int_st register."]
#[inline(always)]
#[must_use]
pub fn rxfifo_full_int_ena(&mut self) -> RXFIFO_FULL_INT_ENA_W<0> {
RXFIFO_FULL_INT_ENA_W::new(self)
}
#[doc = "Bit 1 - This is the enable bit for rxfifo_full_int_st register."]
#[inline(always)]
#[must_use]
pub fn txfifo_empty_int_ena(&mut self) -> TXFIFO_EMPTY_INT_ENA_W<1> {
TXFIFO_EMPTY_INT_ENA_W::new(self)
}
#[doc = "Bit 2 - This is the enable bit for parity_err_int_st register."]
#[inline(always)]
#[must_use]
pub fn parity_err_int_ena(&mut self) -> PARITY_ERR_INT_ENA_W<2> {
PARITY_ERR_INT_ENA_W::new(self)
}
#[doc = "Bit 3 - This is the enable bit for frm_err_int_st register."]
#[inline(always)]
#[must_use]
pub fn frm_err_int_ena(&mut self) -> FRM_ERR_INT_ENA_W<3> {
FRM_ERR_INT_ENA_W::new(self)
}
#[doc = "Bit 4 - This is the enable bit for rxfifo_ovf_int_st register."]
#[inline(always)]
#[must_use]
pub fn rxfifo_ovf_int_ena(&mut self) -> RXFIFO_OVF_INT_ENA_W<4> {
RXFIFO_OVF_INT_ENA_W::new(self)
}
#[doc = "Bit 5 - This is the enable bit for dsr_chg_int_st register."]
#[inline(always)]
#[must_use]
pub fn dsr_chg_int_ena(&mut self) -> DSR_CHG_INT_ENA_W<5> {
DSR_CHG_INT_ENA_W::new(self)
}
#[doc = "Bit 6 - This is the enable bit for cts_chg_int_st register."]
#[inline(always)]
#[must_use]
pub fn cts_chg_int_ena(&mut self) -> CTS_CHG_INT_ENA_W<6> {
CTS_CHG_INT_ENA_W::new(self)
}
#[doc = "Bit 7 - This is the enable bit for brk_det_int_st register."]
#[inline(always)]
#[must_use]
pub fn brk_det_int_ena(&mut self) -> BRK_DET_INT_ENA_W<7> {
BRK_DET_INT_ENA_W::new(self)
}
#[doc = "Bit 8 - This is the enable bit for rxfifo_tout_int_st register."]
#[inline(always)]
#[must_use]
pub fn rxfifo_tout_int_ena(&mut self) -> RXFIFO_TOUT_INT_ENA_W<8> {
RXFIFO_TOUT_INT_ENA_W::new(self)
}
#[doc = "Bit 9 - This is the enable bit for sw_xon_int_st register."]
#[inline(always)]
#[must_use]
pub fn sw_xon_int_ena(&mut self) -> SW_XON_INT_ENA_W<9> {
SW_XON_INT_ENA_W::new(self)
}
#[doc = "Bit 10 - This is the enable bit for sw_xoff_int_st register."]
#[inline(always)]
#[must_use]
pub fn sw_xoff_int_ena(&mut self) -> SW_XOFF_INT_ENA_W<10> {
SW_XOFF_INT_ENA_W::new(self)
}
#[doc = "Bit 11 - This is the enable bit for glitch_det_int_st register."]
#[inline(always)]
#[must_use]
pub fn glitch_det_int_ena(&mut self) -> GLITCH_DET_INT_ENA_W<11> {
GLITCH_DET_INT_ENA_W::new(self)
}
#[doc = "Bit 12 - This is the enable bit for tx_brk_done_int_st register."]
#[inline(always)]
#[must_use]
pub fn tx_brk_done_int_ena(&mut self) -> TX_BRK_DONE_INT_ENA_W<12> {
TX_BRK_DONE_INT_ENA_W::new(self)
}
#[doc = "Bit 13 - This is the enable bit for tx_brk_idle_done_int_st register."]
#[inline(always)]
#[must_use]
pub fn tx_brk_idle_done_int_ena(&mut self) -> TX_BRK_IDLE_DONE_INT_ENA_W<13> {
TX_BRK_IDLE_DONE_INT_ENA_W::new(self)
}
#[doc = "Bit 14 - This is the enable bit for tx_done_int_st register."]
#[inline(always)]
#[must_use]
pub fn tx_done_int_ena(&mut self) -> TX_DONE_INT_ENA_W<14> {
TX_DONE_INT_ENA_W::new(self)
}
#[doc = "Bit 15 - This is the enable bit for rs485_parity_err_int_st register."]
#[inline(always)]
#[must_use]
pub fn rs485_parity_err_int_ena(&mut self) -> RS485_PARITY_ERR_INT_ENA_W<15> {
RS485_PARITY_ERR_INT_ENA_W::new(self)
}
#[doc = "Bit 16 - This is the enable bit for rs485_parity_err_int_st register."]
#[inline(always)]
#[must_use]
pub fn rs485_frm_err_int_ena(&mut self) -> RS485_FRM_ERR_INT_ENA_W<16> {
RS485_FRM_ERR_INT_ENA_W::new(self)
}
#[doc = "Bit 17 - This is the enable bit for rs485_clash_int_st register."]
#[inline(always)]
#[must_use]
pub fn rs485_clash_int_ena(&mut self) -> RS485_CLASH_INT_ENA_W<17> {
RS485_CLASH_INT_ENA_W::new(self)
}
#[doc = "Bit 18 - This is the enable bit for at_cmd_char_det_int_st register."]
#[inline(always)]
#[must_use]
pub fn at_cmd_char_det_int_ena(&mut self) -> AT_CMD_CHAR_DET_INT_ENA_W<18> {
AT_CMD_CHAR_DET_INT_ENA_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [int_ena](index.html) module"]
pub struct INT_ENA_SPEC;
impl crate::RegisterSpec for INT_ENA_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [int_ena::R](R) reader structure"]
impl crate::Readable for INT_ENA_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [int_ena::W](W) writer structure"]
impl crate::Writable for INT_ENA_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets INT_ENA to value 0"]
impl crate::Resettable for INT_ENA_SPEC {
const RESET_VALUE: Self::Ux = 0;
}