1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258
#[doc = "Reader of register SDIO_CONF"] pub type R = crate::R<u32, super::SDIO_CONF>; #[doc = "Writer for register SDIO_CONF"] pub type W = crate::W<u32, super::SDIO_CONF>; #[doc = "Register SDIO_CONF `reset()`'s with value 0"] impl crate::ResetValue for super::SDIO_CONF { type Type = u32; #[inline(always)] fn reset_value() -> Self::Type { 0 } } #[doc = "Reader of field `XPD_SDIO_REG`"] pub type XPD_SDIO_REG_R = crate::R<bool, bool>; #[doc = "Write proxy for field `XPD_SDIO_REG`"] pub struct XPD_SDIO_REG_W<'a> { w: &'a mut W, } impl<'a> XPD_SDIO_REG_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 31)) | (((value as u32) & 0x01) << 31); self.w } } #[doc = "Reader of field `DREFH_SDIO`"] pub type DREFH_SDIO_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DREFH_SDIO`"] pub struct DREFH_SDIO_W<'a> { w: &'a mut W, } impl<'a> DREFH_SDIO_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 29)) | (((value as u32) & 0x03) << 29); self.w } } #[doc = "Reader of field `DREFM_SDIO`"] pub type DREFM_SDIO_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DREFM_SDIO`"] pub struct DREFM_SDIO_W<'a> { w: &'a mut W, } impl<'a> DREFM_SDIO_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 27)) | (((value as u32) & 0x03) << 27); self.w } } #[doc = "Reader of field `DREFL_SDIO`"] pub type DREFL_SDIO_R = crate::R<u8, u8>; #[doc = "Write proxy for field `DREFL_SDIO`"] pub struct DREFL_SDIO_W<'a> { w: &'a mut W, } impl<'a> DREFL_SDIO_W<'a> { #[doc = r"Writes raw bits to the field"] #[inline(always)] pub unsafe fn bits(self, value: u8) -> &'a mut W { self.w.bits = (self.w.bits & !(0x03 << 25)) | (((value as u32) & 0x03) << 25); self.w } } #[doc = "Reader of field `REG1P8_READY`"] pub type REG1P8_READY_R = crate::R<bool, bool>; #[doc = "Write proxy for field `REG1P8_READY`"] pub struct REG1P8_READY_W<'a> { w: &'a mut W, } impl<'a> REG1P8_READY_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 24)) | (((value as u32) & 0x01) << 24); self.w } } #[doc = "Reader of field `SDIO_TIEH`"] pub type SDIO_TIEH_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SDIO_TIEH`"] pub struct SDIO_TIEH_W<'a> { w: &'a mut W, } impl<'a> SDIO_TIEH_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 23)) | (((value as u32) & 0x01) << 23); self.w } } #[doc = "Reader of field `SDIO_FORCE`"] pub type SDIO_FORCE_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SDIO_FORCE`"] pub struct SDIO_FORCE_W<'a> { w: &'a mut W, } impl<'a> SDIO_FORCE_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 22)) | (((value as u32) & 0x01) << 22); self.w } } #[doc = "Reader of field `SDIO_PD_EN`"] pub type SDIO_PD_EN_R = crate::R<bool, bool>; #[doc = "Write proxy for field `SDIO_PD_EN`"] pub struct SDIO_PD_EN_W<'a> { w: &'a mut W, } impl<'a> SDIO_PD_EN_W<'a> { #[doc = r"Sets the field bit"] #[inline(always)] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r"Clears the field bit"] #[inline(always)] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r"Writes raw bits to the field"] #[inline(always)] pub fn bit(self, value: bool) -> &'a mut W { self.w.bits = (self.w.bits & !(0x01 << 21)) | (((value as u32) & 0x01) << 21); self.w } } impl R { #[doc = "Bit 31"] #[inline(always)] pub fn xpd_sdio_reg(&self) -> XPD_SDIO_REG_R { XPD_SDIO_REG_R::new(((self.bits >> 31) & 0x01) != 0) } #[doc = "Bits 29:30"] #[inline(always)] pub fn drefh_sdio(&self) -> DREFH_SDIO_R { DREFH_SDIO_R::new(((self.bits >> 29) & 0x03) as u8) } #[doc = "Bits 27:28"] #[inline(always)] pub fn drefm_sdio(&self) -> DREFM_SDIO_R { DREFM_SDIO_R::new(((self.bits >> 27) & 0x03) as u8) } #[doc = "Bits 25:26"] #[inline(always)] pub fn drefl_sdio(&self) -> DREFL_SDIO_R { DREFL_SDIO_R::new(((self.bits >> 25) & 0x03) as u8) } #[doc = "Bit 24"] #[inline(always)] pub fn reg1p8_ready(&self) -> REG1P8_READY_R { REG1P8_READY_R::new(((self.bits >> 24) & 0x01) != 0) } #[doc = "Bit 23"] #[inline(always)] pub fn sdio_tieh(&self) -> SDIO_TIEH_R { SDIO_TIEH_R::new(((self.bits >> 23) & 0x01) != 0) } #[doc = "Bit 22"] #[inline(always)] pub fn sdio_force(&self) -> SDIO_FORCE_R { SDIO_FORCE_R::new(((self.bits >> 22) & 0x01) != 0) } #[doc = "Bit 21"] #[inline(always)] pub fn sdio_pd_en(&self) -> SDIO_PD_EN_R { SDIO_PD_EN_R::new(((self.bits >> 21) & 0x01) != 0) } } impl W { #[doc = "Bit 31"] #[inline(always)] pub fn xpd_sdio_reg(&mut self) -> XPD_SDIO_REG_W { XPD_SDIO_REG_W { w: self } } #[doc = "Bits 29:30"] #[inline(always)] pub fn drefh_sdio(&mut self) -> DREFH_SDIO_W { DREFH_SDIO_W { w: self } } #[doc = "Bits 27:28"] #[inline(always)] pub fn drefm_sdio(&mut self) -> DREFM_SDIO_W { DREFM_SDIO_W { w: self } } #[doc = "Bits 25:26"] #[inline(always)] pub fn drefl_sdio(&mut self) -> DREFL_SDIO_W { DREFL_SDIO_W { w: self } } #[doc = "Bit 24"] #[inline(always)] pub fn reg1p8_ready(&mut self) -> REG1P8_READY_W { REG1P8_READY_W { w: self } } #[doc = "Bit 23"] #[inline(always)] pub fn sdio_tieh(&mut self) -> SDIO_TIEH_W { SDIO_TIEH_W { w: self } } #[doc = "Bit 22"] #[inline(always)] pub fn sdio_force(&mut self) -> SDIO_FORCE_W { SDIO_FORCE_W { w: self } } #[doc = "Bit 21"] #[inline(always)] pub fn sdio_pd_en(&mut self) -> SDIO_PD_EN_W { SDIO_PD_EN_W { w: self } } }