1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44

#[doc = "Register `DMA_OUT_STATUS` reader"]
pub struct R(crate::R<DMA_OUT_STATUS_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DMA_OUT_STATUS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DMA_OUT_STATUS_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DMA_OUT_STATUS_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Field `OUT_FULL` reader - 1:DMA out link descriptor's fifo is full."]
pub type OUT_FULL_R = crate::BitReader<bool>;
#[doc = "Field `OUT_EMPTY` reader - 1:DMA in link descriptor's fifo is empty."]
pub type OUT_EMPTY_R = crate::BitReader<bool>;
impl R {
    #[doc = "Bit 0 - 1:DMA out link descriptor's fifo is full."]
    #[inline(always)]
    pub fn out_full(&self) -> OUT_FULL_R {
        OUT_FULL_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:DMA in link descriptor's fifo is empty."]
    #[inline(always)]
    pub fn out_empty(&self) -> OUT_EMPTY_R {
        OUT_EMPTY_R::new(((self.bits >> 1) & 1) != 0)
    }
}
#[doc = "\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dma_out_status](index.html) module"]
pub struct DMA_OUT_STATUS_SPEC;
impl crate::RegisterSpec for DMA_OUT_STATUS_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [dma_out_status::R](R) reader structure"]
impl crate::Readable for DMA_OUT_STATUS_SPEC {
    type Reader = R;
}
#[doc = "`reset()` method sets DMA_OUT_STATUS to value 0x02"]
impl crate::Resettable for DMA_OUT_STATUS_SPEC {
    const RESET_VALUE: Self::Ux = 0x02;
}