1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
#[doc = "Register `DMA_CONF` reader"]
pub struct R(crate::R<DMA_CONF_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<DMA_CONF_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<DMA_CONF_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<DMA_CONF_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Register `DMA_CONF` writer"]
pub struct W(crate::W<DMA_CONF_SPEC>);
impl core::ops::Deref for W {
type Target = crate::W<DMA_CONF_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl core::ops::DerefMut for W {
#[inline(always)]
fn deref_mut(&mut self) -> &mut Self::Target {
&mut self.0
}
}
impl From<crate::W<DMA_CONF_SPEC>> for W {
#[inline(always)]
fn from(writer: crate::W<DMA_CONF_SPEC>) -> Self {
W(writer)
}
}
#[doc = "Field `IN_RST` reader - The bit is used to reset in dma fsm and in data fifo pointer."]
pub type IN_RST_R = crate::BitReader<bool>;
#[doc = "Field `IN_RST` writer - The bit is used to reset in dma fsm and in data fifo pointer."]
pub type IN_RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `OUT_RST` reader - The bit is used to reset out dma fsm and out data fifo pointer."]
pub type OUT_RST_R = crate::BitReader<bool>;
#[doc = "Field `OUT_RST` writer - The bit is used to reset out dma fsm and out data fifo pointer."]
pub type OUT_RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `AHBM_FIFO_RST` reader - reset spi dma ahb master fifo pointer."]
pub type AHBM_FIFO_RST_R = crate::BitReader<bool>;
#[doc = "Field `AHBM_FIFO_RST` writer - reset spi dma ahb master fifo pointer."]
pub type AHBM_FIFO_RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `AHBM_RST` reader - reset spi dma ahb master."]
pub type AHBM_RST_R = crate::BitReader<bool>;
#[doc = "Field `AHBM_RST` writer - reset spi dma ahb master."]
pub type AHBM_RST_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `IN_LOOP_TEST` reader - Set bit to test in link."]
pub type IN_LOOP_TEST_R = crate::BitReader<bool>;
#[doc = "Field `IN_LOOP_TEST` writer - Set bit to test in link."]
pub type IN_LOOP_TEST_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `OUT_LOOP_TEST` reader - Set bit to test out link."]
pub type OUT_LOOP_TEST_R = crate::BitReader<bool>;
#[doc = "Field `OUT_LOOP_TEST` writer - Set bit to test out link."]
pub type OUT_LOOP_TEST_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `OUT_AUTO_WRBACK` reader - when the link is empty jump to next automatically."]
pub type OUT_AUTO_WRBACK_R = crate::BitReader<bool>;
#[doc = "Field `OUT_AUTO_WRBACK` writer - when the link is empty jump to next automatically."]
pub type OUT_AUTO_WRBACK_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `OUT_EOF_MODE` reader - out eof flag generation mode . 1: when dma pop all data from fifo 0:when ahb push all data to fifo."]
pub type OUT_EOF_MODE_R = crate::BitReader<bool>;
#[doc = "Field `OUT_EOF_MODE` writer - out eof flag generation mode . 1: when dma pop all data from fifo 0:when ahb push all data to fifo."]
pub type OUT_EOF_MODE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `OUTDSCR_BURST_EN` reader - read descriptor use burst mode when read data for memory."]
pub type OUTDSCR_BURST_EN_R = crate::BitReader<bool>;
#[doc = "Field `OUTDSCR_BURST_EN` writer - read descriptor use burst mode when read data for memory."]
pub type OUTDSCR_BURST_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `INDSCR_BURST_EN` reader - read descriptor use burst mode when write data to memory."]
pub type INDSCR_BURST_EN_R = crate::BitReader<bool>;
#[doc = "Field `INDSCR_BURST_EN` writer - read descriptor use burst mode when write data to memory."]
pub type INDSCR_BURST_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `OUT_DATA_BURST_EN` reader - spi dma read data from memory in burst mode."]
pub type OUT_DATA_BURST_EN_R = crate::BitReader<bool>;
#[doc = "Field `OUT_DATA_BURST_EN` writer - spi dma read data from memory in burst mode."]
pub type OUT_DATA_BURST_EN_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `DMA_RX_STOP` reader - spi dma read data stop when in continue tx/rx mode."]
pub type DMA_RX_STOP_R = crate::BitReader<bool>;
#[doc = "Field `DMA_RX_STOP` writer - spi dma read data stop when in continue tx/rx mode."]
pub type DMA_RX_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `DMA_TX_STOP` reader - spi dma write data stop when in continue tx/rx mode."]
pub type DMA_TX_STOP_R = crate::BitReader<bool>;
#[doc = "Field `DMA_TX_STOP` writer - spi dma write data stop when in continue tx/rx mode."]
pub type DMA_TX_STOP_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
#[doc = "Field `DMA_CONTINUE` reader - spi dma continue tx/rx data."]
pub type DMA_CONTINUE_R = crate::BitReader<bool>;
#[doc = "Field `DMA_CONTINUE` writer - spi dma continue tx/rx data."]
pub type DMA_CONTINUE_W<'a, const O: u8> = crate::BitWriter<'a, u32, DMA_CONF_SPEC, bool, O>;
impl R {
#[doc = "Bit 2 - The bit is used to reset in dma fsm and in data fifo pointer."]
#[inline(always)]
pub fn in_rst(&self) -> IN_RST_R {
IN_RST_R::new(((self.bits >> 2) & 1) != 0)
}
#[doc = "Bit 3 - The bit is used to reset out dma fsm and out data fifo pointer."]
#[inline(always)]
pub fn out_rst(&self) -> OUT_RST_R {
OUT_RST_R::new(((self.bits >> 3) & 1) != 0)
}
#[doc = "Bit 4 - reset spi dma ahb master fifo pointer."]
#[inline(always)]
pub fn ahbm_fifo_rst(&self) -> AHBM_FIFO_RST_R {
AHBM_FIFO_RST_R::new(((self.bits >> 4) & 1) != 0)
}
#[doc = "Bit 5 - reset spi dma ahb master."]
#[inline(always)]
pub fn ahbm_rst(&self) -> AHBM_RST_R {
AHBM_RST_R::new(((self.bits >> 5) & 1) != 0)
}
#[doc = "Bit 6 - Set bit to test in link."]
#[inline(always)]
pub fn in_loop_test(&self) -> IN_LOOP_TEST_R {
IN_LOOP_TEST_R::new(((self.bits >> 6) & 1) != 0)
}
#[doc = "Bit 7 - Set bit to test out link."]
#[inline(always)]
pub fn out_loop_test(&self) -> OUT_LOOP_TEST_R {
OUT_LOOP_TEST_R::new(((self.bits >> 7) & 1) != 0)
}
#[doc = "Bit 8 - when the link is empty jump to next automatically."]
#[inline(always)]
pub fn out_auto_wrback(&self) -> OUT_AUTO_WRBACK_R {
OUT_AUTO_WRBACK_R::new(((self.bits >> 8) & 1) != 0)
}
#[doc = "Bit 9 - out eof flag generation mode . 1: when dma pop all data from fifo 0:when ahb push all data to fifo."]
#[inline(always)]
pub fn out_eof_mode(&self) -> OUT_EOF_MODE_R {
OUT_EOF_MODE_R::new(((self.bits >> 9) & 1) != 0)
}
#[doc = "Bit 10 - read descriptor use burst mode when read data for memory."]
#[inline(always)]
pub fn outdscr_burst_en(&self) -> OUTDSCR_BURST_EN_R {
OUTDSCR_BURST_EN_R::new(((self.bits >> 10) & 1) != 0)
}
#[doc = "Bit 11 - read descriptor use burst mode when write data to memory."]
#[inline(always)]
pub fn indscr_burst_en(&self) -> INDSCR_BURST_EN_R {
INDSCR_BURST_EN_R::new(((self.bits >> 11) & 1) != 0)
}
#[doc = "Bit 12 - spi dma read data from memory in burst mode."]
#[inline(always)]
pub fn out_data_burst_en(&self) -> OUT_DATA_BURST_EN_R {
OUT_DATA_BURST_EN_R::new(((self.bits >> 12) & 1) != 0)
}
#[doc = "Bit 14 - spi dma read data stop when in continue tx/rx mode."]
#[inline(always)]
pub fn dma_rx_stop(&self) -> DMA_RX_STOP_R {
DMA_RX_STOP_R::new(((self.bits >> 14) & 1) != 0)
}
#[doc = "Bit 15 - spi dma write data stop when in continue tx/rx mode."]
#[inline(always)]
pub fn dma_tx_stop(&self) -> DMA_TX_STOP_R {
DMA_TX_STOP_R::new(((self.bits >> 15) & 1) != 0)
}
#[doc = "Bit 16 - spi dma continue tx/rx data."]
#[inline(always)]
pub fn dma_continue(&self) -> DMA_CONTINUE_R {
DMA_CONTINUE_R::new(((self.bits >> 16) & 1) != 0)
}
}
impl W {
#[doc = "Bit 2 - The bit is used to reset in dma fsm and in data fifo pointer."]
#[inline(always)]
#[must_use]
pub fn in_rst(&mut self) -> IN_RST_W<2> {
IN_RST_W::new(self)
}
#[doc = "Bit 3 - The bit is used to reset out dma fsm and out data fifo pointer."]
#[inline(always)]
#[must_use]
pub fn out_rst(&mut self) -> OUT_RST_W<3> {
OUT_RST_W::new(self)
}
#[doc = "Bit 4 - reset spi dma ahb master fifo pointer."]
#[inline(always)]
#[must_use]
pub fn ahbm_fifo_rst(&mut self) -> AHBM_FIFO_RST_W<4> {
AHBM_FIFO_RST_W::new(self)
}
#[doc = "Bit 5 - reset spi dma ahb master."]
#[inline(always)]
#[must_use]
pub fn ahbm_rst(&mut self) -> AHBM_RST_W<5> {
AHBM_RST_W::new(self)
}
#[doc = "Bit 6 - Set bit to test in link."]
#[inline(always)]
#[must_use]
pub fn in_loop_test(&mut self) -> IN_LOOP_TEST_W<6> {
IN_LOOP_TEST_W::new(self)
}
#[doc = "Bit 7 - Set bit to test out link."]
#[inline(always)]
#[must_use]
pub fn out_loop_test(&mut self) -> OUT_LOOP_TEST_W<7> {
OUT_LOOP_TEST_W::new(self)
}
#[doc = "Bit 8 - when the link is empty jump to next automatically."]
#[inline(always)]
#[must_use]
pub fn out_auto_wrback(&mut self) -> OUT_AUTO_WRBACK_W<8> {
OUT_AUTO_WRBACK_W::new(self)
}
#[doc = "Bit 9 - out eof flag generation mode . 1: when dma pop all data from fifo 0:when ahb push all data to fifo."]
#[inline(always)]
#[must_use]
pub fn out_eof_mode(&mut self) -> OUT_EOF_MODE_W<9> {
OUT_EOF_MODE_W::new(self)
}
#[doc = "Bit 10 - read descriptor use burst mode when read data for memory."]
#[inline(always)]
#[must_use]
pub fn outdscr_burst_en(&mut self) -> OUTDSCR_BURST_EN_W<10> {
OUTDSCR_BURST_EN_W::new(self)
}
#[doc = "Bit 11 - read descriptor use burst mode when write data to memory."]
#[inline(always)]
#[must_use]
pub fn indscr_burst_en(&mut self) -> INDSCR_BURST_EN_W<11> {
INDSCR_BURST_EN_W::new(self)
}
#[doc = "Bit 12 - spi dma read data from memory in burst mode."]
#[inline(always)]
#[must_use]
pub fn out_data_burst_en(&mut self) -> OUT_DATA_BURST_EN_W<12> {
OUT_DATA_BURST_EN_W::new(self)
}
#[doc = "Bit 14 - spi dma read data stop when in continue tx/rx mode."]
#[inline(always)]
#[must_use]
pub fn dma_rx_stop(&mut self) -> DMA_RX_STOP_W<14> {
DMA_RX_STOP_W::new(self)
}
#[doc = "Bit 15 - spi dma write data stop when in continue tx/rx mode."]
#[inline(always)]
#[must_use]
pub fn dma_tx_stop(&mut self) -> DMA_TX_STOP_W<15> {
DMA_TX_STOP_W::new(self)
}
#[doc = "Bit 16 - spi dma continue tx/rx data."]
#[inline(always)]
#[must_use]
pub fn dma_continue(&mut self) -> DMA_CONTINUE_W<16> {
DMA_CONTINUE_W::new(self)
}
#[doc = "Writes raw bits to the register."]
#[inline(always)]
pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
self.0.bits(bits);
self
}
}
#[doc = "\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [dma_conf](index.html) module"]
pub struct DMA_CONF_SPEC;
impl crate::RegisterSpec for DMA_CONF_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [dma_conf::R](R) reader structure"]
impl crate::Readable for DMA_CONF_SPEC {
type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [dma_conf::W](W) writer structure"]
impl crate::Writable for DMA_CONF_SPEC {
type Writer = W;
const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DMA_CONF to value 0x0200"]
impl crate::Resettable for DMA_CONF_SPEC {
const RESET_VALUE: Self::Ux = 0x0200;
}