1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
    #[doc = "0x00 - UHCI_CONF0_REG(i)"]
    pub uhci_conf0_reg: UHCI_CONF0_REG,
    #[doc = "0x04 - UHCI_INT_RAW_REG(i)"]
    pub uhci_int_raw_reg: UHCI_INT_RAW_REG,
    #[doc = "0x08 - UHCI_INT_ST_REG(i)"]
    pub uhci_int_st_reg: UHCI_INT_ST_REG,
    #[doc = "0x0c - UHCI_INT_ENA_REG(i)"]
    pub uhci_int_ena_reg: UHCI_INT_ENA_REG,
    #[doc = "0x10 - UHCI_INT_CLR_REG(i)"]
    pub uhci_int_clr_reg: UHCI_INT_CLR_REG,
    #[doc = "0x14 - UHCI_DMA_OUT_STATUS_REG(i)"]
    pub uhci_dma_out_status_reg: UHCI_DMA_OUT_STATUS_REG,
    #[doc = "0x18 - UHCI_DMA_OUT_PUSH_REG(i)"]
    pub uhci_dma_out_push_reg: UHCI_DMA_OUT_PUSH_REG,
    #[doc = "0x1c - UHCI_DMA_IN_STATUS_REG(i)"]
    pub uhci_dma_in_status_reg: UHCI_DMA_IN_STATUS_REG,
    #[doc = "0x20 - UHCI_DMA_IN_POP_REG(i)"]
    pub uhci_dma_in_pop_reg: UHCI_DMA_IN_POP_REG,
    #[doc = "0x24 - UHCI_DMA_OUT_LINK_REG(i)"]
    pub uhci_dma_out_link_reg: UHCI_DMA_OUT_LINK_REG,
    #[doc = "0x28 - UHCI_DMA_IN_LINK_REG(i)"]
    pub uhci_dma_in_link_reg: UHCI_DMA_IN_LINK_REG,
    #[doc = "0x2c - UHCI_CONF1_REG(i)"]
    pub uhci_conf1_reg: UHCI_CONF1_REG,
    #[doc = "0x30 - UHCI_STATE0_REG(i)"]
    pub uhci_state0_reg: UHCI_STATE0_REG,
    #[doc = "0x34 - UHCI_STATE1_REG(i)"]
    pub uhci_state1_reg: UHCI_STATE1_REG,
    #[doc = "0x38 - UHCI_DMA_OUT_EOF_DES_ADDR_REG(i)"]
    pub uhci_dma_out_eof_des_addr_reg: UHCI_DMA_OUT_EOF_DES_ADDR_REG,
    #[doc = "0x3c - UHCI_DMA_IN_SUC_EOF_DES_ADDR_REG(i)"]
    pub uhci_dma_in_suc_eof_des_addr_reg: UHCI_DMA_IN_SUC_EOF_DES_ADDR_REG,
    #[doc = "0x40 - UHCI_DMA_IN_ERR_EOF_DES_ADDR_REG(i)"]
    pub uhci_dma_in_err_eof_des_addr_reg: UHCI_DMA_IN_ERR_EOF_DES_ADDR_REG,
    #[doc = "0x44 - UHCI_DMA_OUT_EOF_BFR_DES_ADDR_REG(i)"]
    pub uhci_dma_out_eof_bfr_des_addr_reg: UHCI_DMA_OUT_EOF_BFR_DES_ADDR_REG,
    #[doc = "0x48 - UHCI_AHB_TEST_REG(i)"]
    pub uhci_ahb_test_reg: UHCI_AHB_TEST_REG,
    #[doc = "0x4c - UHCI_DMA_IN_DSCR_REG(i)"]
    pub uhci_dma_in_dscr_reg: UHCI_DMA_IN_DSCR_REG,
    #[doc = "0x50 - UHCI_DMA_IN_DSCR_BF0_REG(i)"]
    pub uhci_dma_in_dscr_bf0_reg: UHCI_DMA_IN_DSCR_BF0_REG,
    #[doc = "0x54 - UHCI_DMA_IN_DSCR_BF1_REG(i)"]
    pub uhci_dma_in_dscr_bf1_reg: UHCI_DMA_IN_DSCR_BF1_REG,
    #[doc = "0x58 - UHCI_DMA_OUT_DSCR_REG(i)"]
    pub uhci_dma_out_dscr_reg: UHCI_DMA_OUT_DSCR_REG,
    #[doc = "0x5c - UHCI_DMA_OUT_DSCR_BF0_REG(i)"]
    pub uhci_dma_out_dscr_bf0_reg: UHCI_DMA_OUT_DSCR_BF0_REG,
    #[doc = "0x60 - UHCI_DMA_OUT_DSCR_BF1_REG(i)"]
    pub uhci_dma_out_dscr_bf1_reg: UHCI_DMA_OUT_DSCR_BF1_REG,
    #[doc = "0x64 - UHCI_ESCAPE_CONF_REG(i)"]
    pub uhci_escape_conf_reg: UHCI_ESCAPE_CONF_REG,
    #[doc = "0x68 - UHCI_HUNG_CONF_REG(i)"]
    pub uhci_hung_conf_reg: UHCI_HUNG_CONF_REG,
    _reserved27: [u8; 4usize],
    #[doc = "0x70 - UHCI_RX_HEAD_REG(i)"]
    pub uhci_rx_head_reg: UHCI_RX_HEAD_REG,
    #[doc = "0x74 - UHCI_QUICK_SENT_REG(i)"]
    pub uhci_quick_sent_reg: UHCI_QUICK_SENT_REG,
    #[doc = "0x78 - UHCI_Q0_WORD0_REG(i)"]
    pub uhci_q0_word0_reg: UHCI_Q0_WORD0_REG,
    #[doc = "0x7c - UHCI_Q0_WORD1_REG(i)"]
    pub uhci_q0_word1_reg: UHCI_Q0_WORD1_REG,
    #[doc = "0x80 - UHCI_Q1_WORD0_REG(i)"]
    pub uhci_q1_word0_reg: UHCI_Q1_WORD0_REG,
    #[doc = "0x84 - UHCI_Q1_WORD1_REG(i)"]
    pub uhci_q1_word1_reg: UHCI_Q1_WORD1_REG,
    #[doc = "0x88 - UHCI_Q2_WORD0_REG(i)"]
    pub uhci_q2_word0_reg: UHCI_Q2_WORD0_REG,
    #[doc = "0x8c - UHCI_Q2_WORD1_REG(i)"]
    pub uhci_q2_word1_reg: UHCI_Q2_WORD1_REG,
    #[doc = "0x90 - UHCI_Q3_WORD0_REG(i)"]
    pub uhci_q3_word0_reg: UHCI_Q3_WORD0_REG,
    #[doc = "0x94 - UHCI_Q3_WORD1_REG(i)"]
    pub uhci_q3_word1_reg: UHCI_Q3_WORD1_REG,
    #[doc = "0x98 - UHCI_Q4_WORD0_REG(i)"]
    pub uhci_q4_word0_reg: UHCI_Q4_WORD0_REG,
    #[doc = "0x9c - UHCI_Q4_WORD1_REG(i)"]
    pub uhci_q4_word1_reg: UHCI_Q4_WORD1_REG,
    #[doc = "0xa0 - UHCI_Q5_WORD0_REG(i)"]
    pub uhci_q5_word0_reg: UHCI_Q5_WORD0_REG,
    #[doc = "0xa4 - UHCI_Q5_WORD1_REG(i)"]
    pub uhci_q5_word1_reg: UHCI_Q5_WORD1_REG,
    #[doc = "0xa8 - UHCI_Q6_WORD0_REG(i)"]
    pub uhci_q6_word0_reg: UHCI_Q6_WORD0_REG,
    #[doc = "0xac - UHCI_Q6_WORD1_REG(i)"]
    pub uhci_q6_word1_reg: UHCI_Q6_WORD1_REG,
    #[doc = "0xb0 - UHCI_ESC_CONF0_REG(i)"]
    pub uhci_esc_conf0_reg: UHCI_ESC_CONF0_REG,
    #[doc = "0xb4 - UHCI_ESC_CONF1_REG(i)"]
    pub uhci_esc_conf1_reg: UHCI_ESC_CONF1_REG,
    #[doc = "0xb8 - UHCI_ESC_CONF2_REG(i)"]
    pub uhci_esc_conf2_reg: UHCI_ESC_CONF2_REG,
    #[doc = "0xbc - UHCI_ESC_CONF3_REG(i)"]
    pub uhci_esc_conf3_reg: UHCI_ESC_CONF3_REG,
    #[doc = "0xc0 - UHCI_PKT_THRES_REG(i)"]
    pub uhci_pkt_thres_reg: UHCI_PKT_THRES_REG,
    _reserved48: [u8; 56usize],
    #[doc = "0xfc - UHCI_DATE_REG(i)"]
    pub uhci_date_reg: UHCI_DATE_REG,
}
#[doc = "UHCI_CONF0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_conf0_reg](uhci_conf0_reg) module"]
pub type UHCI_CONF0_REG = crate::Reg<u32, _UHCI_CONF0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_CONF0_REG;
#[doc = "`read()` method returns [uhci_conf0_reg::R](uhci_conf0_reg::R) reader structure"]
impl crate::Readable for UHCI_CONF0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_conf0_reg::W](uhci_conf0_reg::W) writer structure"]
impl crate::Writable for UHCI_CONF0_REG {}
#[doc = "UHCI_CONF0_REG(i)"]
pub mod uhci_conf0_reg;
#[doc = "UHCI_INT_RAW_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_int_raw_reg](uhci_int_raw_reg) module"]
pub type UHCI_INT_RAW_REG = crate::Reg<u32, _UHCI_INT_RAW_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_INT_RAW_REG;
#[doc = "`read()` method returns [uhci_int_raw_reg::R](uhci_int_raw_reg::R) reader structure"]
impl crate::Readable for UHCI_INT_RAW_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_int_raw_reg::W](uhci_int_raw_reg::W) writer structure"]
impl crate::Writable for UHCI_INT_RAW_REG {}
#[doc = "UHCI_INT_RAW_REG(i)"]
pub mod uhci_int_raw_reg;
#[doc = "UHCI_INT_ST_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_int_st_reg](uhci_int_st_reg) module"]
pub type UHCI_INT_ST_REG = crate::Reg<u32, _UHCI_INT_ST_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_INT_ST_REG;
#[doc = "`read()` method returns [uhci_int_st_reg::R](uhci_int_st_reg::R) reader structure"]
impl crate::Readable for UHCI_INT_ST_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_int_st_reg::W](uhci_int_st_reg::W) writer structure"]
impl crate::Writable for UHCI_INT_ST_REG {}
#[doc = "UHCI_INT_ST_REG(i)"]
pub mod uhci_int_st_reg;
#[doc = "UHCI_INT_ENA_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_int_ena_reg](uhci_int_ena_reg) module"]
pub type UHCI_INT_ENA_REG = crate::Reg<u32, _UHCI_INT_ENA_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_INT_ENA_REG;
#[doc = "`read()` method returns [uhci_int_ena_reg::R](uhci_int_ena_reg::R) reader structure"]
impl crate::Readable for UHCI_INT_ENA_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_int_ena_reg::W](uhci_int_ena_reg::W) writer structure"]
impl crate::Writable for UHCI_INT_ENA_REG {}
#[doc = "UHCI_INT_ENA_REG(i)"]
pub mod uhci_int_ena_reg;
#[doc = "UHCI_INT_CLR_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_int_clr_reg](uhci_int_clr_reg) module"]
pub type UHCI_INT_CLR_REG = crate::Reg<u32, _UHCI_INT_CLR_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_INT_CLR_REG;
#[doc = "`read()` method returns [uhci_int_clr_reg::R](uhci_int_clr_reg::R) reader structure"]
impl crate::Readable for UHCI_INT_CLR_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_int_clr_reg::W](uhci_int_clr_reg::W) writer structure"]
impl crate::Writable for UHCI_INT_CLR_REG {}
#[doc = "UHCI_INT_CLR_REG(i)"]
pub mod uhci_int_clr_reg;
#[doc = "UHCI_DMA_OUT_STATUS_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_out_status_reg](uhci_dma_out_status_reg) module"]
pub type UHCI_DMA_OUT_STATUS_REG = crate::Reg<u32, _UHCI_DMA_OUT_STATUS_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_OUT_STATUS_REG;
#[doc = "`read()` method returns [uhci_dma_out_status_reg::R](uhci_dma_out_status_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_OUT_STATUS_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_out_status_reg::W](uhci_dma_out_status_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_OUT_STATUS_REG {}
#[doc = "UHCI_DMA_OUT_STATUS_REG(i)"]
pub mod uhci_dma_out_status_reg;
#[doc = "UHCI_DMA_OUT_PUSH_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_out_push_reg](uhci_dma_out_push_reg) module"]
pub type UHCI_DMA_OUT_PUSH_REG = crate::Reg<u32, _UHCI_DMA_OUT_PUSH_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_OUT_PUSH_REG;
#[doc = "`read()` method returns [uhci_dma_out_push_reg::R](uhci_dma_out_push_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_OUT_PUSH_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_out_push_reg::W](uhci_dma_out_push_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_OUT_PUSH_REG {}
#[doc = "UHCI_DMA_OUT_PUSH_REG(i)"]
pub mod uhci_dma_out_push_reg;
#[doc = "UHCI_DMA_IN_STATUS_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_in_status_reg](uhci_dma_in_status_reg) module"]
pub type UHCI_DMA_IN_STATUS_REG = crate::Reg<u32, _UHCI_DMA_IN_STATUS_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_IN_STATUS_REG;
#[doc = "`read()` method returns [uhci_dma_in_status_reg::R](uhci_dma_in_status_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_IN_STATUS_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_in_status_reg::W](uhci_dma_in_status_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_IN_STATUS_REG {}
#[doc = "UHCI_DMA_IN_STATUS_REG(i)"]
pub mod uhci_dma_in_status_reg;
#[doc = "UHCI_DMA_IN_POP_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_in_pop_reg](uhci_dma_in_pop_reg) module"]
pub type UHCI_DMA_IN_POP_REG = crate::Reg<u32, _UHCI_DMA_IN_POP_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_IN_POP_REG;
#[doc = "`read()` method returns [uhci_dma_in_pop_reg::R](uhci_dma_in_pop_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_IN_POP_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_in_pop_reg::W](uhci_dma_in_pop_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_IN_POP_REG {}
#[doc = "UHCI_DMA_IN_POP_REG(i)"]
pub mod uhci_dma_in_pop_reg;
#[doc = "UHCI_DMA_OUT_LINK_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_out_link_reg](uhci_dma_out_link_reg) module"]
pub type UHCI_DMA_OUT_LINK_REG = crate::Reg<u32, _UHCI_DMA_OUT_LINK_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_OUT_LINK_REG;
#[doc = "`read()` method returns [uhci_dma_out_link_reg::R](uhci_dma_out_link_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_OUT_LINK_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_out_link_reg::W](uhci_dma_out_link_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_OUT_LINK_REG {}
#[doc = "UHCI_DMA_OUT_LINK_REG(i)"]
pub mod uhci_dma_out_link_reg;
#[doc = "UHCI_DMA_IN_LINK_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_in_link_reg](uhci_dma_in_link_reg) module"]
pub type UHCI_DMA_IN_LINK_REG = crate::Reg<u32, _UHCI_DMA_IN_LINK_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_IN_LINK_REG;
#[doc = "`read()` method returns [uhci_dma_in_link_reg::R](uhci_dma_in_link_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_IN_LINK_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_in_link_reg::W](uhci_dma_in_link_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_IN_LINK_REG {}
#[doc = "UHCI_DMA_IN_LINK_REG(i)"]
pub mod uhci_dma_in_link_reg;
#[doc = "UHCI_CONF1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_conf1_reg](uhci_conf1_reg) module"]
pub type UHCI_CONF1_REG = crate::Reg<u32, _UHCI_CONF1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_CONF1_REG;
#[doc = "`read()` method returns [uhci_conf1_reg::R](uhci_conf1_reg::R) reader structure"]
impl crate::Readable for UHCI_CONF1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_conf1_reg::W](uhci_conf1_reg::W) writer structure"]
impl crate::Writable for UHCI_CONF1_REG {}
#[doc = "UHCI_CONF1_REG(i)"]
pub mod uhci_conf1_reg;
#[doc = "UHCI_STATE0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_state0_reg](uhci_state0_reg) module"]
pub type UHCI_STATE0_REG = crate::Reg<u32, _UHCI_STATE0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_STATE0_REG;
#[doc = "`read()` method returns [uhci_state0_reg::R](uhci_state0_reg::R) reader structure"]
impl crate::Readable for UHCI_STATE0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_state0_reg::W](uhci_state0_reg::W) writer structure"]
impl crate::Writable for UHCI_STATE0_REG {}
#[doc = "UHCI_STATE0_REG(i)"]
pub mod uhci_state0_reg;
#[doc = "UHCI_STATE1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_state1_reg](uhci_state1_reg) module"]
pub type UHCI_STATE1_REG = crate::Reg<u32, _UHCI_STATE1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_STATE1_REG;
#[doc = "`read()` method returns [uhci_state1_reg::R](uhci_state1_reg::R) reader structure"]
impl crate::Readable for UHCI_STATE1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_state1_reg::W](uhci_state1_reg::W) writer structure"]
impl crate::Writable for UHCI_STATE1_REG {}
#[doc = "UHCI_STATE1_REG(i)"]
pub mod uhci_state1_reg;
#[doc = "UHCI_DMA_OUT_EOF_DES_ADDR_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_out_eof_des_addr_reg](uhci_dma_out_eof_des_addr_reg) module"]
pub type UHCI_DMA_OUT_EOF_DES_ADDR_REG = crate::Reg<u32, _UHCI_DMA_OUT_EOF_DES_ADDR_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_OUT_EOF_DES_ADDR_REG;
#[doc = "`read()` method returns [uhci_dma_out_eof_des_addr_reg::R](uhci_dma_out_eof_des_addr_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_OUT_EOF_DES_ADDR_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_out_eof_des_addr_reg::W](uhci_dma_out_eof_des_addr_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_OUT_EOF_DES_ADDR_REG {}
#[doc = "UHCI_DMA_OUT_EOF_DES_ADDR_REG(i)"]
pub mod uhci_dma_out_eof_des_addr_reg;
#[doc = "UHCI_DMA_IN_SUC_EOF_DES_ADDR_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_in_suc_eof_des_addr_reg](uhci_dma_in_suc_eof_des_addr_reg) module"]
pub type UHCI_DMA_IN_SUC_EOF_DES_ADDR_REG = crate::Reg<u32, _UHCI_DMA_IN_SUC_EOF_DES_ADDR_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_IN_SUC_EOF_DES_ADDR_REG;
#[doc = "`read()` method returns [uhci_dma_in_suc_eof_des_addr_reg::R](uhci_dma_in_suc_eof_des_addr_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_IN_SUC_EOF_DES_ADDR_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_in_suc_eof_des_addr_reg::W](uhci_dma_in_suc_eof_des_addr_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_IN_SUC_EOF_DES_ADDR_REG {}
#[doc = "UHCI_DMA_IN_SUC_EOF_DES_ADDR_REG(i)"]
pub mod uhci_dma_in_suc_eof_des_addr_reg;
#[doc = "UHCI_DMA_IN_ERR_EOF_DES_ADDR_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_in_err_eof_des_addr_reg](uhci_dma_in_err_eof_des_addr_reg) module"]
pub type UHCI_DMA_IN_ERR_EOF_DES_ADDR_REG = crate::Reg<u32, _UHCI_DMA_IN_ERR_EOF_DES_ADDR_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_IN_ERR_EOF_DES_ADDR_REG;
#[doc = "`read()` method returns [uhci_dma_in_err_eof_des_addr_reg::R](uhci_dma_in_err_eof_des_addr_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_IN_ERR_EOF_DES_ADDR_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_in_err_eof_des_addr_reg::W](uhci_dma_in_err_eof_des_addr_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_IN_ERR_EOF_DES_ADDR_REG {}
#[doc = "UHCI_DMA_IN_ERR_EOF_DES_ADDR_REG(i)"]
pub mod uhci_dma_in_err_eof_des_addr_reg;
#[doc = "UHCI_DMA_OUT_EOF_BFR_DES_ADDR_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_out_eof_bfr_des_addr_reg](uhci_dma_out_eof_bfr_des_addr_reg) module"]
pub type UHCI_DMA_OUT_EOF_BFR_DES_ADDR_REG = crate::Reg<u32, _UHCI_DMA_OUT_EOF_BFR_DES_ADDR_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_OUT_EOF_BFR_DES_ADDR_REG;
#[doc = "`read()` method returns [uhci_dma_out_eof_bfr_des_addr_reg::R](uhci_dma_out_eof_bfr_des_addr_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_OUT_EOF_BFR_DES_ADDR_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_out_eof_bfr_des_addr_reg::W](uhci_dma_out_eof_bfr_des_addr_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_OUT_EOF_BFR_DES_ADDR_REG {}
#[doc = "UHCI_DMA_OUT_EOF_BFR_DES_ADDR_REG(i)"]
pub mod uhci_dma_out_eof_bfr_des_addr_reg;
#[doc = "UHCI_AHB_TEST_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_ahb_test_reg](uhci_ahb_test_reg) module"]
pub type UHCI_AHB_TEST_REG = crate::Reg<u32, _UHCI_AHB_TEST_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_AHB_TEST_REG;
#[doc = "`read()` method returns [uhci_ahb_test_reg::R](uhci_ahb_test_reg::R) reader structure"]
impl crate::Readable for UHCI_AHB_TEST_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_ahb_test_reg::W](uhci_ahb_test_reg::W) writer structure"]
impl crate::Writable for UHCI_AHB_TEST_REG {}
#[doc = "UHCI_AHB_TEST_REG(i)"]
pub mod uhci_ahb_test_reg;
#[doc = "UHCI_DMA_IN_DSCR_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_in_dscr_reg](uhci_dma_in_dscr_reg) module"]
pub type UHCI_DMA_IN_DSCR_REG = crate::Reg<u32, _UHCI_DMA_IN_DSCR_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_IN_DSCR_REG;
#[doc = "`read()` method returns [uhci_dma_in_dscr_reg::R](uhci_dma_in_dscr_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_IN_DSCR_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_in_dscr_reg::W](uhci_dma_in_dscr_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_IN_DSCR_REG {}
#[doc = "UHCI_DMA_IN_DSCR_REG(i)"]
pub mod uhci_dma_in_dscr_reg;
#[doc = "UHCI_DMA_IN_DSCR_BF0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_in_dscr_bf0_reg](uhci_dma_in_dscr_bf0_reg) module"]
pub type UHCI_DMA_IN_DSCR_BF0_REG = crate::Reg<u32, _UHCI_DMA_IN_DSCR_BF0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_IN_DSCR_BF0_REG;
#[doc = "`read()` method returns [uhci_dma_in_dscr_bf0_reg::R](uhci_dma_in_dscr_bf0_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_IN_DSCR_BF0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_in_dscr_bf0_reg::W](uhci_dma_in_dscr_bf0_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_IN_DSCR_BF0_REG {}
#[doc = "UHCI_DMA_IN_DSCR_BF0_REG(i)"]
pub mod uhci_dma_in_dscr_bf0_reg;
#[doc = "UHCI_DMA_IN_DSCR_BF1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_in_dscr_bf1_reg](uhci_dma_in_dscr_bf1_reg) module"]
pub type UHCI_DMA_IN_DSCR_BF1_REG = crate::Reg<u32, _UHCI_DMA_IN_DSCR_BF1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_IN_DSCR_BF1_REG;
#[doc = "`read()` method returns [uhci_dma_in_dscr_bf1_reg::R](uhci_dma_in_dscr_bf1_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_IN_DSCR_BF1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_in_dscr_bf1_reg::W](uhci_dma_in_dscr_bf1_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_IN_DSCR_BF1_REG {}
#[doc = "UHCI_DMA_IN_DSCR_BF1_REG(i)"]
pub mod uhci_dma_in_dscr_bf1_reg;
#[doc = "UHCI_DMA_OUT_DSCR_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_out_dscr_reg](uhci_dma_out_dscr_reg) module"]
pub type UHCI_DMA_OUT_DSCR_REG = crate::Reg<u32, _UHCI_DMA_OUT_DSCR_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_OUT_DSCR_REG;
#[doc = "`read()` method returns [uhci_dma_out_dscr_reg::R](uhci_dma_out_dscr_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_OUT_DSCR_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_out_dscr_reg::W](uhci_dma_out_dscr_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_OUT_DSCR_REG {}
#[doc = "UHCI_DMA_OUT_DSCR_REG(i)"]
pub mod uhci_dma_out_dscr_reg;
#[doc = "UHCI_DMA_OUT_DSCR_BF0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_out_dscr_bf0_reg](uhci_dma_out_dscr_bf0_reg) module"]
pub type UHCI_DMA_OUT_DSCR_BF0_REG = crate::Reg<u32, _UHCI_DMA_OUT_DSCR_BF0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_OUT_DSCR_BF0_REG;
#[doc = "`read()` method returns [uhci_dma_out_dscr_bf0_reg::R](uhci_dma_out_dscr_bf0_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_OUT_DSCR_BF0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_out_dscr_bf0_reg::W](uhci_dma_out_dscr_bf0_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_OUT_DSCR_BF0_REG {}
#[doc = "UHCI_DMA_OUT_DSCR_BF0_REG(i)"]
pub mod uhci_dma_out_dscr_bf0_reg;
#[doc = "UHCI_DMA_OUT_DSCR_BF1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_dma_out_dscr_bf1_reg](uhci_dma_out_dscr_bf1_reg) module"]
pub type UHCI_DMA_OUT_DSCR_BF1_REG = crate::Reg<u32, _UHCI_DMA_OUT_DSCR_BF1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DMA_OUT_DSCR_BF1_REG;
#[doc = "`read()` method returns [uhci_dma_out_dscr_bf1_reg::R](uhci_dma_out_dscr_bf1_reg::R) reader structure"]
impl crate::Readable for UHCI_DMA_OUT_DSCR_BF1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_dma_out_dscr_bf1_reg::W](uhci_dma_out_dscr_bf1_reg::W) writer structure"]
impl crate::Writable for UHCI_DMA_OUT_DSCR_BF1_REG {}
#[doc = "UHCI_DMA_OUT_DSCR_BF1_REG(i)"]
pub mod uhci_dma_out_dscr_bf1_reg;
#[doc = "UHCI_ESCAPE_CONF_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_escape_conf_reg](uhci_escape_conf_reg) module"]
pub type UHCI_ESCAPE_CONF_REG = crate::Reg<u32, _UHCI_ESCAPE_CONF_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_ESCAPE_CONF_REG;
#[doc = "`read()` method returns [uhci_escape_conf_reg::R](uhci_escape_conf_reg::R) reader structure"]
impl crate::Readable for UHCI_ESCAPE_CONF_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_escape_conf_reg::W](uhci_escape_conf_reg::W) writer structure"]
impl crate::Writable for UHCI_ESCAPE_CONF_REG {}
#[doc = "UHCI_ESCAPE_CONF_REG(i)"]
pub mod uhci_escape_conf_reg;
#[doc = "UHCI_HUNG_CONF_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_hung_conf_reg](uhci_hung_conf_reg) module"]
pub type UHCI_HUNG_CONF_REG = crate::Reg<u32, _UHCI_HUNG_CONF_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_HUNG_CONF_REG;
#[doc = "`read()` method returns [uhci_hung_conf_reg::R](uhci_hung_conf_reg::R) reader structure"]
impl crate::Readable for UHCI_HUNG_CONF_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_hung_conf_reg::W](uhci_hung_conf_reg::W) writer structure"]
impl crate::Writable for UHCI_HUNG_CONF_REG {}
#[doc = "UHCI_HUNG_CONF_REG(i)"]
pub mod uhci_hung_conf_reg;
#[doc = "UHCI_RX_HEAD_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_rx_head_reg](uhci_rx_head_reg) module"]
pub type UHCI_RX_HEAD_REG = crate::Reg<u32, _UHCI_RX_HEAD_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_RX_HEAD_REG;
#[doc = "`read()` method returns [uhci_rx_head_reg::R](uhci_rx_head_reg::R) reader structure"]
impl crate::Readable for UHCI_RX_HEAD_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_rx_head_reg::W](uhci_rx_head_reg::W) writer structure"]
impl crate::Writable for UHCI_RX_HEAD_REG {}
#[doc = "UHCI_RX_HEAD_REG(i)"]
pub mod uhci_rx_head_reg;
#[doc = "UHCI_QUICK_SENT_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_quick_sent_reg](uhci_quick_sent_reg) module"]
pub type UHCI_QUICK_SENT_REG = crate::Reg<u32, _UHCI_QUICK_SENT_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_QUICK_SENT_REG;
#[doc = "`read()` method returns [uhci_quick_sent_reg::R](uhci_quick_sent_reg::R) reader structure"]
impl crate::Readable for UHCI_QUICK_SENT_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_quick_sent_reg::W](uhci_quick_sent_reg::W) writer structure"]
impl crate::Writable for UHCI_QUICK_SENT_REG {}
#[doc = "UHCI_QUICK_SENT_REG(i)"]
pub mod uhci_quick_sent_reg;
#[doc = "UHCI_Q0_WORD0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q0_word0_reg](uhci_q0_word0_reg) module"]
pub type UHCI_Q0_WORD0_REG = crate::Reg<u32, _UHCI_Q0_WORD0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q0_WORD0_REG;
#[doc = "`read()` method returns [uhci_q0_word0_reg::R](uhci_q0_word0_reg::R) reader structure"]
impl crate::Readable for UHCI_Q0_WORD0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q0_word0_reg::W](uhci_q0_word0_reg::W) writer structure"]
impl crate::Writable for UHCI_Q0_WORD0_REG {}
#[doc = "UHCI_Q0_WORD0_REG(i)"]
pub mod uhci_q0_word0_reg;
#[doc = "UHCI_Q0_WORD1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q0_word1_reg](uhci_q0_word1_reg) module"]
pub type UHCI_Q0_WORD1_REG = crate::Reg<u32, _UHCI_Q0_WORD1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q0_WORD1_REG;
#[doc = "`read()` method returns [uhci_q0_word1_reg::R](uhci_q0_word1_reg::R) reader structure"]
impl crate::Readable for UHCI_Q0_WORD1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q0_word1_reg::W](uhci_q0_word1_reg::W) writer structure"]
impl crate::Writable for UHCI_Q0_WORD1_REG {}
#[doc = "UHCI_Q0_WORD1_REG(i)"]
pub mod uhci_q0_word1_reg;
#[doc = "UHCI_Q1_WORD0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q1_word0_reg](uhci_q1_word0_reg) module"]
pub type UHCI_Q1_WORD0_REG = crate::Reg<u32, _UHCI_Q1_WORD0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q1_WORD0_REG;
#[doc = "`read()` method returns [uhci_q1_word0_reg::R](uhci_q1_word0_reg::R) reader structure"]
impl crate::Readable for UHCI_Q1_WORD0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q1_word0_reg::W](uhci_q1_word0_reg::W) writer structure"]
impl crate::Writable for UHCI_Q1_WORD0_REG {}
#[doc = "UHCI_Q1_WORD0_REG(i)"]
pub mod uhci_q1_word0_reg;
#[doc = "UHCI_Q1_WORD1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q1_word1_reg](uhci_q1_word1_reg) module"]
pub type UHCI_Q1_WORD1_REG = crate::Reg<u32, _UHCI_Q1_WORD1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q1_WORD1_REG;
#[doc = "`read()` method returns [uhci_q1_word1_reg::R](uhci_q1_word1_reg::R) reader structure"]
impl crate::Readable for UHCI_Q1_WORD1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q1_word1_reg::W](uhci_q1_word1_reg::W) writer structure"]
impl crate::Writable for UHCI_Q1_WORD1_REG {}
#[doc = "UHCI_Q1_WORD1_REG(i)"]
pub mod uhci_q1_word1_reg;
#[doc = "UHCI_Q2_WORD0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q2_word0_reg](uhci_q2_word0_reg) module"]
pub type UHCI_Q2_WORD0_REG = crate::Reg<u32, _UHCI_Q2_WORD0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q2_WORD0_REG;
#[doc = "`read()` method returns [uhci_q2_word0_reg::R](uhci_q2_word0_reg::R) reader structure"]
impl crate::Readable for UHCI_Q2_WORD0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q2_word0_reg::W](uhci_q2_word0_reg::W) writer structure"]
impl crate::Writable for UHCI_Q2_WORD0_REG {}
#[doc = "UHCI_Q2_WORD0_REG(i)"]
pub mod uhci_q2_word0_reg;
#[doc = "UHCI_Q2_WORD1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q2_word1_reg](uhci_q2_word1_reg) module"]
pub type UHCI_Q2_WORD1_REG = crate::Reg<u32, _UHCI_Q2_WORD1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q2_WORD1_REG;
#[doc = "`read()` method returns [uhci_q2_word1_reg::R](uhci_q2_word1_reg::R) reader structure"]
impl crate::Readable for UHCI_Q2_WORD1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q2_word1_reg::W](uhci_q2_word1_reg::W) writer structure"]
impl crate::Writable for UHCI_Q2_WORD1_REG {}
#[doc = "UHCI_Q2_WORD1_REG(i)"]
pub mod uhci_q2_word1_reg;
#[doc = "UHCI_Q3_WORD0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q3_word0_reg](uhci_q3_word0_reg) module"]
pub type UHCI_Q3_WORD0_REG = crate::Reg<u32, _UHCI_Q3_WORD0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q3_WORD0_REG;
#[doc = "`read()` method returns [uhci_q3_word0_reg::R](uhci_q3_word0_reg::R) reader structure"]
impl crate::Readable for UHCI_Q3_WORD0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q3_word0_reg::W](uhci_q3_word0_reg::W) writer structure"]
impl crate::Writable for UHCI_Q3_WORD0_REG {}
#[doc = "UHCI_Q3_WORD0_REG(i)"]
pub mod uhci_q3_word0_reg;
#[doc = "UHCI_Q3_WORD1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q3_word1_reg](uhci_q3_word1_reg) module"]
pub type UHCI_Q3_WORD1_REG = crate::Reg<u32, _UHCI_Q3_WORD1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q3_WORD1_REG;
#[doc = "`read()` method returns [uhci_q3_word1_reg::R](uhci_q3_word1_reg::R) reader structure"]
impl crate::Readable for UHCI_Q3_WORD1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q3_word1_reg::W](uhci_q3_word1_reg::W) writer structure"]
impl crate::Writable for UHCI_Q3_WORD1_REG {}
#[doc = "UHCI_Q3_WORD1_REG(i)"]
pub mod uhci_q3_word1_reg;
#[doc = "UHCI_Q4_WORD0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q4_word0_reg](uhci_q4_word0_reg) module"]
pub type UHCI_Q4_WORD0_REG = crate::Reg<u32, _UHCI_Q4_WORD0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q4_WORD0_REG;
#[doc = "`read()` method returns [uhci_q4_word0_reg::R](uhci_q4_word0_reg::R) reader structure"]
impl crate::Readable for UHCI_Q4_WORD0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q4_word0_reg::W](uhci_q4_word0_reg::W) writer structure"]
impl crate::Writable for UHCI_Q4_WORD0_REG {}
#[doc = "UHCI_Q4_WORD0_REG(i)"]
pub mod uhci_q4_word0_reg;
#[doc = "UHCI_Q4_WORD1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q4_word1_reg](uhci_q4_word1_reg) module"]
pub type UHCI_Q4_WORD1_REG = crate::Reg<u32, _UHCI_Q4_WORD1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q4_WORD1_REG;
#[doc = "`read()` method returns [uhci_q4_word1_reg::R](uhci_q4_word1_reg::R) reader structure"]
impl crate::Readable for UHCI_Q4_WORD1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q4_word1_reg::W](uhci_q4_word1_reg::W) writer structure"]
impl crate::Writable for UHCI_Q4_WORD1_REG {}
#[doc = "UHCI_Q4_WORD1_REG(i)"]
pub mod uhci_q4_word1_reg;
#[doc = "UHCI_Q5_WORD0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q5_word0_reg](uhci_q5_word0_reg) module"]
pub type UHCI_Q5_WORD0_REG = crate::Reg<u32, _UHCI_Q5_WORD0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q5_WORD0_REG;
#[doc = "`read()` method returns [uhci_q5_word0_reg::R](uhci_q5_word0_reg::R) reader structure"]
impl crate::Readable for UHCI_Q5_WORD0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q5_word0_reg::W](uhci_q5_word0_reg::W) writer structure"]
impl crate::Writable for UHCI_Q5_WORD0_REG {}
#[doc = "UHCI_Q5_WORD0_REG(i)"]
pub mod uhci_q5_word0_reg;
#[doc = "UHCI_Q5_WORD1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q5_word1_reg](uhci_q5_word1_reg) module"]
pub type UHCI_Q5_WORD1_REG = crate::Reg<u32, _UHCI_Q5_WORD1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q5_WORD1_REG;
#[doc = "`read()` method returns [uhci_q5_word1_reg::R](uhci_q5_word1_reg::R) reader structure"]
impl crate::Readable for UHCI_Q5_WORD1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q5_word1_reg::W](uhci_q5_word1_reg::W) writer structure"]
impl crate::Writable for UHCI_Q5_WORD1_REG {}
#[doc = "UHCI_Q5_WORD1_REG(i)"]
pub mod uhci_q5_word1_reg;
#[doc = "UHCI_Q6_WORD0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q6_word0_reg](uhci_q6_word0_reg) module"]
pub type UHCI_Q6_WORD0_REG = crate::Reg<u32, _UHCI_Q6_WORD0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q6_WORD0_REG;
#[doc = "`read()` method returns [uhci_q6_word0_reg::R](uhci_q6_word0_reg::R) reader structure"]
impl crate::Readable for UHCI_Q6_WORD0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q6_word0_reg::W](uhci_q6_word0_reg::W) writer structure"]
impl crate::Writable for UHCI_Q6_WORD0_REG {}
#[doc = "UHCI_Q6_WORD0_REG(i)"]
pub mod uhci_q6_word0_reg;
#[doc = "UHCI_Q6_WORD1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_q6_word1_reg](uhci_q6_word1_reg) module"]
pub type UHCI_Q6_WORD1_REG = crate::Reg<u32, _UHCI_Q6_WORD1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_Q6_WORD1_REG;
#[doc = "`read()` method returns [uhci_q6_word1_reg::R](uhci_q6_word1_reg::R) reader structure"]
impl crate::Readable for UHCI_Q6_WORD1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_q6_word1_reg::W](uhci_q6_word1_reg::W) writer structure"]
impl crate::Writable for UHCI_Q6_WORD1_REG {}
#[doc = "UHCI_Q6_WORD1_REG(i)"]
pub mod uhci_q6_word1_reg;
#[doc = "UHCI_ESC_CONF0_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_esc_conf0_reg](uhci_esc_conf0_reg) module"]
pub type UHCI_ESC_CONF0_REG = crate::Reg<u32, _UHCI_ESC_CONF0_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_ESC_CONF0_REG;
#[doc = "`read()` method returns [uhci_esc_conf0_reg::R](uhci_esc_conf0_reg::R) reader structure"]
impl crate::Readable for UHCI_ESC_CONF0_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_esc_conf0_reg::W](uhci_esc_conf0_reg::W) writer structure"]
impl crate::Writable for UHCI_ESC_CONF0_REG {}
#[doc = "UHCI_ESC_CONF0_REG(i)"]
pub mod uhci_esc_conf0_reg;
#[doc = "UHCI_ESC_CONF1_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_esc_conf1_reg](uhci_esc_conf1_reg) module"]
pub type UHCI_ESC_CONF1_REG = crate::Reg<u32, _UHCI_ESC_CONF1_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_ESC_CONF1_REG;
#[doc = "`read()` method returns [uhci_esc_conf1_reg::R](uhci_esc_conf1_reg::R) reader structure"]
impl crate::Readable for UHCI_ESC_CONF1_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_esc_conf1_reg::W](uhci_esc_conf1_reg::W) writer structure"]
impl crate::Writable for UHCI_ESC_CONF1_REG {}
#[doc = "UHCI_ESC_CONF1_REG(i)"]
pub mod uhci_esc_conf1_reg;
#[doc = "UHCI_ESC_CONF2_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_esc_conf2_reg](uhci_esc_conf2_reg) module"]
pub type UHCI_ESC_CONF2_REG = crate::Reg<u32, _UHCI_ESC_CONF2_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_ESC_CONF2_REG;
#[doc = "`read()` method returns [uhci_esc_conf2_reg::R](uhci_esc_conf2_reg::R) reader structure"]
impl crate::Readable for UHCI_ESC_CONF2_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_esc_conf2_reg::W](uhci_esc_conf2_reg::W) writer structure"]
impl crate::Writable for UHCI_ESC_CONF2_REG {}
#[doc = "UHCI_ESC_CONF2_REG(i)"]
pub mod uhci_esc_conf2_reg;
#[doc = "UHCI_ESC_CONF3_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_esc_conf3_reg](uhci_esc_conf3_reg) module"]
pub type UHCI_ESC_CONF3_REG = crate::Reg<u32, _UHCI_ESC_CONF3_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_ESC_CONF3_REG;
#[doc = "`read()` method returns [uhci_esc_conf3_reg::R](uhci_esc_conf3_reg::R) reader structure"]
impl crate::Readable for UHCI_ESC_CONF3_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_esc_conf3_reg::W](uhci_esc_conf3_reg::W) writer structure"]
impl crate::Writable for UHCI_ESC_CONF3_REG {}
#[doc = "UHCI_ESC_CONF3_REG(i)"]
pub mod uhci_esc_conf3_reg;
#[doc = "UHCI_PKT_THRES_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_pkt_thres_reg](uhci_pkt_thres_reg) module"]
pub type UHCI_PKT_THRES_REG = crate::Reg<u32, _UHCI_PKT_THRES_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_PKT_THRES_REG;
#[doc = "`read()` method returns [uhci_pkt_thres_reg::R](uhci_pkt_thres_reg::R) reader structure"]
impl crate::Readable for UHCI_PKT_THRES_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_pkt_thres_reg::W](uhci_pkt_thres_reg::W) writer structure"]
impl crate::Writable for UHCI_PKT_THRES_REG {}
#[doc = "UHCI_PKT_THRES_REG(i)"]
pub mod uhci_pkt_thres_reg;
#[doc = "UHCI_DATE_REG(i)\n\nThis register you can [`read`](crate::generic::Reg::read), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about avaliable fields see [uhci_date_reg](uhci_date_reg) module"]
pub type UHCI_DATE_REG = crate::Reg<u32, _UHCI_DATE_REG>;
#[allow(missing_docs)]
#[doc(hidden)]
pub struct _UHCI_DATE_REG;
#[doc = "`read()` method returns [uhci_date_reg::R](uhci_date_reg::R) reader structure"]
impl crate::Readable for UHCI_DATE_REG {}
#[doc = "`write(|w| ..)` method takes [uhci_date_reg::W](uhci_date_reg::W) writer structure"]
impl crate::Writable for UHCI_DATE_REG {}
#[doc = "UHCI_DATE_REG(i)"]
pub mod uhci_date_reg;