Struct efr32xg12p::adc0::ctrl::W
[−]
[src]
pub struct W { /* fields omitted */ }
Value to write to the register
Methods
impl W
[src]
fn reset_value() -> W
[src]
Reset value of the register
unsafe fn bits(&mut self, bits: u32) -> &mut Self
[src]
Writes raw bits to the register
fn warmupmode(&mut self) -> _WARMUPMODEW
[src]
Bits 0:1 - Warm-up Mode
fn singledmawu(&mut self) -> _SINGLEDMAWUW
[src]
Bit 2 - SINGLEFIFO DMA Wakeup
fn scandmawu(&mut self) -> _SCANDMAWUW
[src]
Bit 3 - SCANFIFO DMA Wakeup
fn tailgate(&mut self) -> _TAILGATEW
[src]
Bit 4 - Conversion Tailgating
fn asyncclken(&mut self) -> _ASYNCCLKENW
[src]
Bit 6 - Selects ASYNC CLK enable mode when ADCCLKMODE=1
fn adcclkmode(&mut self) -> _ADCCLKMODEW
[src]
Bit 7 - ADC Clock Mode
fn presc(&mut self) -> _PRESCW
[src]
Bits 8:14 - Prescalar Setting for ADC Sample and Conversion clock
fn timebase(&mut self) -> _TIMEBASEW
[src]
Bits 16:22 - 1us Time Base
fn ovsrsel(&mut self) -> _OVSRSELW
[src]
Bits 24:27 - Oversample Rate Select
fn dbghalt(&mut self) -> _DBGHALTW
[src]
Bit 28 - Debug Mode Halt Enable
fn chconmode(&mut self) -> _CHCONMODEW
[src]
Bit 29 - Channel Connect
fn chconrefwarmidle(&mut self) -> _CHCONREFWARMIDLEW
[src]
Bits 30:31 - Channel Connect and Reference Warm Sel when ADC is IDLE