1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252
#[doc = r" Value read from the register"] pub struct R { bits: u32, } impl super::PRSTVAL6 { #[doc = r" Reads the contents of the register"] #[inline] pub fn read(&self) -> R { R { bits: self.register.get() } } } #[doc = r" Value of the field"] pub struct SDR104SDCLKFREQVALR { bits: u16, } impl SDR104SDCLKFREQVALR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u16 { self.bits } } #[doc = r" Value of the field"] pub struct SDR104CLKGENVALR { bits: bool, } impl SDR104CLKGENVALR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { self.bits } #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = "Possible values of the field `SDR104DRVSTVAL`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum SDR104DRVSTVALR { #[doc = "Driver Type B is selected (Default)"] TYPEB, #[doc = "Driver Type A is selected"] TYPEA, #[doc = "Driver Type C is selected"] TYPEC, #[doc = "Driver Type D is selected"] TYPED, } impl SDR104DRVSTVALR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { match *self { SDR104DRVSTVALR::TYPEB => 0, SDR104DRVSTVALR::TYPEA => 1, SDR104DRVSTVALR::TYPEC => 2, SDR104DRVSTVALR::TYPED => 3, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: u8) -> SDR104DRVSTVALR { match value { 0 => SDR104DRVSTVALR::TYPEB, 1 => SDR104DRVSTVALR::TYPEA, 2 => SDR104DRVSTVALR::TYPEC, 3 => SDR104DRVSTVALR::TYPED, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `TYPEB`"] #[inline] pub fn is_typeb(&self) -> bool { *self == SDR104DRVSTVALR::TYPEB } #[doc = "Checks if the value of the field is `TYPEA`"] #[inline] pub fn is_typea(&self) -> bool { *self == SDR104DRVSTVALR::TYPEA } #[doc = "Checks if the value of the field is `TYPEC`"] #[inline] pub fn is_typec(&self) -> bool { *self == SDR104DRVSTVALR::TYPEC } #[doc = "Checks if the value of the field is `TYPED`"] #[inline] pub fn is_typed(&self) -> bool { *self == SDR104DRVSTVALR::TYPED } } #[doc = r" Value of the field"] pub struct DDR50SDCLKFREQVALR { bits: u16, } impl DDR50SDCLKFREQVALR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u16 { self.bits } } #[doc = r" Value of the field"] pub struct DDR50CLKGENVALR { bits: bool, } impl DDR50CLKGENVALR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { self.bits } #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = "Possible values of the field `DDR50DRVSTVAL`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum DDR50DRVSTVALR { #[doc = "Driver Type B is selected (Default)"] TYPEB, #[doc = "Driver Type A is selected"] TYPEA, #[doc = "Driver Type C is selected"] TYPEC, #[doc = "Driver Type D is selected"] TYPED, } impl DDR50DRVSTVALR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { match *self { DDR50DRVSTVALR::TYPEB => 0, DDR50DRVSTVALR::TYPEA => 1, DDR50DRVSTVALR::TYPEC => 2, DDR50DRVSTVALR::TYPED => 3, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: u8) -> DDR50DRVSTVALR { match value { 0 => DDR50DRVSTVALR::TYPEB, 1 => DDR50DRVSTVALR::TYPEA, 2 => DDR50DRVSTVALR::TYPEC, 3 => DDR50DRVSTVALR::TYPED, _ => unreachable!(), } } #[doc = "Checks if the value of the field is `TYPEB`"] #[inline] pub fn is_typeb(&self) -> bool { *self == DDR50DRVSTVALR::TYPEB } #[doc = "Checks if the value of the field is `TYPEA`"] #[inline] pub fn is_typea(&self) -> bool { *self == DDR50DRVSTVALR::TYPEA } #[doc = "Checks if the value of the field is `TYPEC`"] #[inline] pub fn is_typec(&self) -> bool { *self == DDR50DRVSTVALR::TYPEC } #[doc = "Checks if the value of the field is `TYPED`"] #[inline] pub fn is_typed(&self) -> bool { *self == DDR50DRVSTVALR::TYPED } } impl R { #[doc = r" Value of the register as raw bits"] #[inline] pub fn bits(&self) -> u32 { self.bits } #[doc = "Bits 0:9 - SD_CLK Frequency Select Value for SDR104"] #[inline] pub fn sdr104sdclkfreqval(&self) -> SDR104SDCLKFREQVALR { let bits = { const MASK: u16 = 1023; const OFFSET: u8 = 0; ((self.bits >> OFFSET) & MASK as u32) as u16 }; SDR104SDCLKFREQVALR { bits } } #[doc = "Bit 10 - Clock Generator Select Value for SDR104"] #[inline] pub fn sdr104clkgenval(&self) -> SDR104CLKGENVALR { let bits = { const MASK: bool = true; const OFFSET: u8 = 10; ((self.bits >> OFFSET) & MASK as u32) != 0 }; SDR104CLKGENVALR { bits } } #[doc = "Bits 14:15 - Driver Strength Select Value for SDR104"] #[inline] pub fn sdr104drvstval(&self) -> SDR104DRVSTVALR { SDR104DRVSTVALR::_from({ const MASK: u8 = 3; const OFFSET: u8 = 14; ((self.bits >> OFFSET) & MASK as u32) as u8 }) } #[doc = "Bits 16:25 - SD_CLK Frequency Select Value for DDR50"] #[inline] pub fn ddr50sdclkfreqval(&self) -> DDR50SDCLKFREQVALR { let bits = { const MASK: u16 = 1023; const OFFSET: u8 = 16; ((self.bits >> OFFSET) & MASK as u32) as u16 }; DDR50SDCLKFREQVALR { bits } } #[doc = "Bit 26 - Clock Generator Select Value for DDR50"] #[inline] pub fn ddr50clkgenval(&self) -> DDR50CLKGENVALR { let bits = { const MASK: bool = true; const OFFSET: u8 = 26; ((self.bits >> OFFSET) & MASK as u32) != 0 }; DDR50CLKGENVALR { bits } } #[doc = "Bits 30:31 - Driver Strength Select Value for DDR50"] #[inline] pub fn ddr50drvstval(&self) -> DDR50DRVSTVALR { DDR50DRVSTVALR::_from({ const MASK: u8 = 3; const OFFSET: u8 = 30; ((self.bits >> OFFSET) & MASK as u32) as u8 }) } }