Struct efm32gg11b820::usart5::ien::R
[−]
[src]
pub struct R { /* fields omitted */ }
Value read from the register
Methods
impl R
[src]
pub fn bits(&self) -> u32
[src]
Value of the register as raw bits
pub fn txc(&self) -> TXCR
[src]
Bit 0 - TXC Interrupt Enable
pub fn txbl(&self) -> TXBLR
[src]
Bit 1 - TXBL Interrupt Enable
pub fn rxdatav(&self) -> RXDATAVR
[src]
Bit 2 - RXDATAV Interrupt Enable
pub fn rxfull(&self) -> RXFULLR
[src]
Bit 3 - RXFULL Interrupt Enable
pub fn rxof(&self) -> RXOFR
[src]
Bit 4 - RXOF Interrupt Enable
pub fn rxuf(&self) -> RXUFR
[src]
Bit 5 - RXUF Interrupt Enable
pub fn txof(&self) -> TXOFR
[src]
Bit 6 - TXOF Interrupt Enable
pub fn txuf(&self) -> TXUFR
[src]
Bit 7 - TXUF Interrupt Enable
pub fn perr(&self) -> PERRR
[src]
Bit 8 - PERR Interrupt Enable
pub fn ferr(&self) -> FERRR
[src]
Bit 9 - FERR Interrupt Enable
pub fn mpaf(&self) -> MPAFR
[src]
Bit 10 - MPAF Interrupt Enable
pub fn ssm(&self) -> SSMR
[src]
Bit 11 - SSM Interrupt Enable
pub fn ccf(&self) -> CCFR
[src]
Bit 12 - CCF Interrupt Enable
pub fn txidle(&self) -> TXIDLER
[src]
Bit 13 - TXIDLE Interrupt Enable
pub fn tcmp0(&self) -> TCMP0R
[src]
Bit 14 - TCMP0 Interrupt Enable
pub fn tcmp1(&self) -> TCMP1R
[src]
Bit 15 - TCMP1 Interrupt Enable
pub fn tcmp2(&self) -> TCMP2R
[src]
Bit 16 - TCMP2 Interrupt Enable