Struct efm32gg11b820::ebi::ctrl::W [] [src]

pub struct W { /* fields omitted */ }

Value to write to the register

Methods

impl W
[src]

[src]

Reset value of the register

[src]

Writes raw bits to the register

[src]

Bits 0:1 - Mode

[src]

Bits 2:3 - Mode 1

[src]

Bits 4:5 - Mode 2

[src]

Bits 6:7 - Mode 3

[src]

Bit 8 - Bank 0 Enable

[src]

Bit 9 - Bank 1 Enable

[src]

Bit 10 - Bank 2 Enable

[src]

Bit 11 - Bank 3 Enable

[src]

Bit 12 - No Idle Cycle Insertion on Bank 0

[src]

Bit 13 - No Idle Cycle Insertion on Bank 1

[src]

Bit 14 - No Idle Cycle Insertion on Bank 2

[src]

Bit 15 - No Idle Cycle Insertion on Bank 3

[src]

Bit 16 - ARDY Enable

[src]

Bit 17 - ARDY Timeout Disable

[src]

Bit 18 - ARDY Enable for Bank 1

[src]

Bit 19 - ARDY Timeout Disable for Bank 1

[src]

Bit 20 - ARDY Enable for Bank 2

[src]

Bit 21 - ARDY Timeout Disable for Bank 2

[src]

Bit 22 - ARDY Enable for Bank 3

[src]

Bit 23 - ARDY Timeout Disable for Bank 3

[src]

Bit 24 - Byte Lane Enable for Bank 0

[src]

Bit 25 - Byte Lane Enable for Bank 1

[src]

Bit 26 - Byte Lane Enable for Bank 2

[src]

Bit 27 - Byte Lane Enable for Bank 3

[src]

Bit 30 - Individual Timing Set, Line Polarity and Mode Definition Enable

[src]

Bit 31 - Alternative Address Map Enable

Trait Implementations

Auto Trait Implementations

impl Send for W

impl Sync for W