Struct efm32gg11b820::usart3::ctrl::R [] [src]

pub struct R { /* fields omitted */ }

Value read from the register

Methods

impl R
[src]

[src]

Value of the register as raw bits

[src]

Bit 0 - USART Synchronous Mode

[src]

Bit 1 - Loopback Enable

[src]

Bit 2 - Collision Check Enable

[src]

Bit 3 - Multi-Processor Mode

[src]

Bit 4 - Multi-Processor Address-Bit

[src]

Bits 5:6 - Oversampling

[src]

Bit 8 - Clock Polarity

[src]

Bit 9 - Clock Edge for Setup/Sample

[src]

Bit 10 - Most Significant Bit First

[src]

Bit 11 - Action on Slave-Select in Master Mode

[src]

Bit 12 - TX Buffer Interrupt Level

[src]

Bit 13 - Receiver Input Invert

[src]

Bit 14 - Transmitter Output Invert

[src]

Bit 15 - Chip Select Invert

[src]

Bit 16 - Automatic Chip Select

[src]

Bit 17 - Automatic TX Tristate

[src]

Bit 18 - SmartCard Mode

[src]

Bit 19 - SmartCard Retransmit

[src]

Bit 20 - Skip Parity Error Frames

[src]

Bit 21 - Bit 8 Default Value

[src]

Bit 22 - Halt DMA on Error

[src]

Bit 23 - Disable RX on Error

[src]

Bit 24 - Disable TX on Error

[src]

Bit 25 - Synchronous Slave Setup Early

[src]

Bit 28 - Byteswap in Double Accesses

[src]

Bit 29 - Always Transmit When RX Not Full

[src]

Bit 30 - Majority Vote Disable

[src]

Bit 31 - Synchronous Master Sample Delay