1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176

#[doc = "Register `DEVINSTRRDCONFIG` reader"]
pub struct R(crate::R<DEVINSTRRDCONFIG_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<DEVINSTRRDCONFIG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<DEVINSTRRDCONFIG_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<DEVINSTRRDCONFIG_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `DEVINSTRRDCONFIG` writer"]
pub struct W(crate::W<DEVINSTRRDCONFIG_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<DEVINSTRRDCONFIG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<DEVINSTRRDCONFIG_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<DEVINSTRRDCONFIG_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `RDOPCODENONXIP` reader - Read Opcode in Non-XIP Mode"]
pub type RDOPCODENONXIP_R = crate::FieldReader<u8, u8>;
#[doc = "Field `RDOPCODENONXIP` writer - Read Opcode in Non-XIP Mode"]
pub type RDOPCODENONXIP_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DEVINSTRRDCONFIG_SPEC, u8, u8, 8, O>;
#[doc = "Field `INSTRTYPE` reader - Instruction Type"]
pub type INSTRTYPE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `INSTRTYPE` writer - Instruction Type"]
pub type INSTRTYPE_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DEVINSTRRDCONFIG_SPEC, u8, u8, 2, O>;
#[doc = "Field `DDREN` reader - DDR Enable"]
pub type DDREN_R = crate::BitReader<bool>;
#[doc = "Field `DDREN` writer - DDR Enable"]
pub type DDREN_W<'a, const O: u8> = crate::BitWriter<'a, u32, DEVINSTRRDCONFIG_SPEC, bool, O>;
#[doc = "Field `ADDRXFERTYPESTDMODE` reader - Address Transfer Type for Standard SPI Modes"]
pub type ADDRXFERTYPESTDMODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `ADDRXFERTYPESTDMODE` writer - Address Transfer Type for Standard SPI Modes"]
pub type ADDRXFERTYPESTDMODE_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DEVINSTRRDCONFIG_SPEC, u8, u8, 2, O>;
#[doc = "Field `DATAXFERTYPEEXTMODE` reader - Data Transfer Type for Standard SPI Modes"]
pub type DATAXFERTYPEEXTMODE_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DATAXFERTYPEEXTMODE` writer - Data Transfer Type for Standard SPI Modes"]
pub type DATAXFERTYPEEXTMODE_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DEVINSTRRDCONFIG_SPEC, u8, u8, 2, O>;
#[doc = "Field `MODEBITENABLE` reader - Mode Bit Enable"]
pub type MODEBITENABLE_R = crate::BitReader<bool>;
#[doc = "Field `MODEBITENABLE` writer - Mode Bit Enable"]
pub type MODEBITENABLE_W<'a, const O: u8> =
    crate::BitWriter<'a, u32, DEVINSTRRDCONFIG_SPEC, bool, O>;
#[doc = "Field `DUMMYRDCLKCYCLES` reader - Dummy Read Clock Cycles"]
pub type DUMMYRDCLKCYCLES_R = crate::FieldReader<u8, u8>;
#[doc = "Field `DUMMYRDCLKCYCLES` writer - Dummy Read Clock Cycles"]
pub type DUMMYRDCLKCYCLES_W<'a, const O: u8> =
    crate::FieldWriter<'a, u32, DEVINSTRRDCONFIG_SPEC, u8, u8, 5, O>;
impl R {
    #[doc = "Bits 0:7 - Read Opcode in Non-XIP Mode"]
    #[inline(always)]
    pub fn rdopcodenonxip(&self) -> RDOPCODENONXIP_R {
        RDOPCODENONXIP_R::new((self.bits & 0xff) as u8)
    }
    #[doc = "Bits 8:9 - Instruction Type"]
    #[inline(always)]
    pub fn instrtype(&self) -> INSTRTYPE_R {
        INSTRTYPE_R::new(((self.bits >> 8) & 3) as u8)
    }
    #[doc = "Bit 10 - DDR Enable"]
    #[inline(always)]
    pub fn ddren(&self) -> DDREN_R {
        DDREN_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bits 12:13 - Address Transfer Type for Standard SPI Modes"]
    #[inline(always)]
    pub fn addrxfertypestdmode(&self) -> ADDRXFERTYPESTDMODE_R {
        ADDRXFERTYPESTDMODE_R::new(((self.bits >> 12) & 3) as u8)
    }
    #[doc = "Bits 16:17 - Data Transfer Type for Standard SPI Modes"]
    #[inline(always)]
    pub fn dataxfertypeextmode(&self) -> DATAXFERTYPEEXTMODE_R {
        DATAXFERTYPEEXTMODE_R::new(((self.bits >> 16) & 3) as u8)
    }
    #[doc = "Bit 20 - Mode Bit Enable"]
    #[inline(always)]
    pub fn modebitenable(&self) -> MODEBITENABLE_R {
        MODEBITENABLE_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bits 24:28 - Dummy Read Clock Cycles"]
    #[inline(always)]
    pub fn dummyrdclkcycles(&self) -> DUMMYRDCLKCYCLES_R {
        DUMMYRDCLKCYCLES_R::new(((self.bits >> 24) & 0x1f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:7 - Read Opcode in Non-XIP Mode"]
    #[inline(always)]
    #[must_use]
    pub fn rdopcodenonxip(&mut self) -> RDOPCODENONXIP_W<0> {
        RDOPCODENONXIP_W::new(self)
    }
    #[doc = "Bits 8:9 - Instruction Type"]
    #[inline(always)]
    #[must_use]
    pub fn instrtype(&mut self) -> INSTRTYPE_W<8> {
        INSTRTYPE_W::new(self)
    }
    #[doc = "Bit 10 - DDR Enable"]
    #[inline(always)]
    #[must_use]
    pub fn ddren(&mut self) -> DDREN_W<10> {
        DDREN_W::new(self)
    }
    #[doc = "Bits 12:13 - Address Transfer Type for Standard SPI Modes"]
    #[inline(always)]
    #[must_use]
    pub fn addrxfertypestdmode(&mut self) -> ADDRXFERTYPESTDMODE_W<12> {
        ADDRXFERTYPESTDMODE_W::new(self)
    }
    #[doc = "Bits 16:17 - Data Transfer Type for Standard SPI Modes"]
    #[inline(always)]
    #[must_use]
    pub fn dataxfertypeextmode(&mut self) -> DATAXFERTYPEEXTMODE_W<16> {
        DATAXFERTYPEEXTMODE_W::new(self)
    }
    #[doc = "Bit 20 - Mode Bit Enable"]
    #[inline(always)]
    #[must_use]
    pub fn modebitenable(&mut self) -> MODEBITENABLE_W<20> {
        MODEBITENABLE_W::new(self)
    }
    #[doc = "Bits 24:28 - Dummy Read Clock Cycles"]
    #[inline(always)]
    #[must_use]
    pub fn dummyrdclkcycles(&mut self) -> DUMMYRDCLKCYCLES_W<24> {
        DUMMYRDCLKCYCLES_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Device Read Instruction Configuration Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [devinstrrdconfig](index.html) module"]
pub struct DEVINSTRRDCONFIG_SPEC;
impl crate::RegisterSpec for DEVINSTRRDCONFIG_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [devinstrrdconfig::R](R) reader structure"]
impl crate::Readable for DEVINSTRRDCONFIG_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [devinstrrdconfig::W](W) writer structure"]
impl crate::Writable for DEVINSTRRDCONFIG_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DEVINSTRRDCONFIG to value 0x03"]
impl crate::Resettable for DEVINSTRRDCONFIG_SPEC {
    const RESET_VALUE: Self::Ux = 0x03;
}