d1_pac/tve/
tve_burst_width.rs

1#[doc = "Register `tve_burst_width` reader"]
2pub type R = crate::R<TVE_BURST_WIDTH_SPEC>;
3#[doc = "Register `tve_burst_width` writer"]
4pub type W = crate::W<TVE_BURST_WIDTH_SPEC>;
5#[doc = "Field `hsync_width` reader - Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.\n\nFor 720p mode, the value is 40.\n\nFor 1080i/p mode, the value is 44."]
6pub type HSYNC_WIDTH_R = crate::FieldReader;
7#[doc = "Field `hsync_width` writer - Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.\n\nFor 720p mode, the value is 40.\n\nFor 1080i/p mode, the value is 44."]
8pub type HSYNC_WIDTH_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
9#[doc = "Field `burst_width` reader - Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored."]
10pub type BURST_WIDTH_R = crate::FieldReader;
11#[doc = "Field `burst_width` writer - Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored."]
12pub type BURST_WIDTH_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
13#[doc = "Field `breezeway` reader - Must be even\n\nSpecify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31.\n\nFor 1080i mode, the value is 44.\n\nFor 1080p mode, the value is 44.\n\nFor 720p mode, the value is 40."]
14pub type BREEZEWAY_R = crate::FieldReader;
15#[doc = "Field `breezeway` writer - Must be even\n\nSpecify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31.\n\nFor 1080i mode, the value is 44.\n\nFor 1080p mode, the value is 44.\n\nFor 720p mode, the value is 40."]
16pub type BREEZEWAY_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
17#[doc = "Field `back_porch` reader - Breezeway like in HD mode VSync\n\nFor 720p mode, the value is 220\n\nFor 2080i/p mode, the value is 88 (default)"]
18pub type BACK_PORCH_R = crate::FieldReader;
19#[doc = "Field `back_porch` writer - Breezeway like in HD mode VSync\n\nFor 720p mode, the value is 220\n\nFor 2080i/p mode, the value is 88 (default)"]
20pub type BACK_PORCH_W<'a, REG> = crate::FieldWriter<'a, REG, 8>;
21impl R {
22    #[doc = "Bits 0:7 - Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.\n\nFor 720p mode, the value is 40.\n\nFor 1080i/p mode, the value is 44."]
23    #[inline(always)]
24    pub fn hsync_width(&self) -> HSYNC_WIDTH_R {
25        HSYNC_WIDTH_R::new((self.bits & 0xff) as u8)
26    }
27    #[doc = "Bits 8:14 - Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored."]
28    #[inline(always)]
29    pub fn burst_width(&self) -> BURST_WIDTH_R {
30        BURST_WIDTH_R::new(((self.bits >> 8) & 0x7f) as u8)
31    }
32    #[doc = "Bits 16:22 - Must be even\n\nSpecify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31.\n\nFor 1080i mode, the value is 44.\n\nFor 1080p mode, the value is 44.\n\nFor 720p mode, the value is 40."]
33    #[inline(always)]
34    pub fn breezeway(&self) -> BREEZEWAY_R {
35        BREEZEWAY_R::new(((self.bits >> 16) & 0x7f) as u8)
36    }
37    #[doc = "Bits 24:31 - Breezeway like in HD mode VSync\n\nFor 720p mode, the value is 220\n\nFor 2080i/p mode, the value is 88 (default)"]
38    #[inline(always)]
39    pub fn back_porch(&self) -> BACK_PORCH_R {
40        BACK_PORCH_R::new(((self.bits >> 24) & 0xff) as u8)
41    }
42}
43impl W {
44    #[doc = "Bits 0:7 - Specify the width of the horizontal sync pulse in encoder clock cycles. Min value is 16. Max value is (FrontPorch + ActiveLine - BackPorch). Default value is 126. The sum of HSyncSize and BackPorch is restricted to be divisible by 4.\n\nFor 720p mode, the value is 40.\n\nFor 1080i/p mode, the value is 44."]
45    #[inline(always)]
46    #[must_use]
47    pub fn hsync_width(&mut self) -> HSYNC_WIDTH_W<TVE_BURST_WIDTH_SPEC> {
48        HSYNC_WIDTH_W::new(self, 0)
49    }
50    #[doc = "Bits 8:14 - Specify the width of the color frequency burst in encoder clock cycles. 7 bit unsigned integer. Allowed range is 0 to 127. In hd mode, it is ignored."]
51    #[inline(always)]
52    #[must_use]
53    pub fn burst_width(&mut self) -> BURST_WIDTH_W<TVE_BURST_WIDTH_SPEC> {
54        BURST_WIDTH_W::new(self, 8)
55    }
56    #[doc = "Bits 16:22 - Must be even\n\nSpecify the width of the breezeway in encoder clock cycles. 5 bit unsigned integer. Allowed range is 0 to 31.\n\nFor 1080i mode, the value is 44.\n\nFor 1080p mode, the value is 44.\n\nFor 720p mode, the value is 40."]
57    #[inline(always)]
58    #[must_use]
59    pub fn breezeway(&mut self) -> BREEZEWAY_W<TVE_BURST_WIDTH_SPEC> {
60        BREEZEWAY_W::new(self, 16)
61    }
62    #[doc = "Bits 24:31 - Breezeway like in HD mode VSync\n\nFor 720p mode, the value is 220\n\nFor 2080i/p mode, the value is 88 (default)"]
63    #[inline(always)]
64    #[must_use]
65    pub fn back_porch(&mut self) -> BACK_PORCH_W<TVE_BURST_WIDTH_SPEC> {
66        BACK_PORCH_W::new(self, 24)
67    }
68    #[doc = r" Writes raw bits to the register."]
69    #[doc = r""]
70    #[doc = r" # Safety"]
71    #[doc = r""]
72    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
73    #[inline(always)]
74    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
75        self.bits = bits;
76        self
77    }
78}
79#[doc = "TV Encoder Burst Width Register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`tve_burst_width::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`tve_burst_width::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
80pub struct TVE_BURST_WIDTH_SPEC;
81impl crate::RegisterSpec for TVE_BURST_WIDTH_SPEC {
82    type Ux = u32;
83}
84#[doc = "`read()` method returns [`tve_burst_width::R`](R) reader structure"]
85impl crate::Readable for TVE_BURST_WIDTH_SPEC {}
86#[doc = "`write(|w| ..)` method takes [`tve_burst_width::W`](W) writer structure"]
87impl crate::Writable for TVE_BURST_WIDTH_SPEC {
88    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
89    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
90}
91#[doc = "`reset()` method sets tve_burst_width to value 0x0016_447e"]
92impl crate::Resettable for TVE_BURST_WIDTH_SPEC {
93    const RESET_VALUE: Self::Ux = 0x0016_447e;
94}
d1_pac/tve/tve_burst_width.rs

d1_pac/tve/
tve_burst_width.rs
