d1_pac/tcon_tv0/
tv_basic5.rs

1#[doc = "Register `tv_basic5` reader"]
2pub type R = crate::R<TV_BASIC5_SPEC>;
3#[doc = "Register `tv_basic5` writer"]
4pub type W = crate::W<TV_BASIC5_SPEC>;
5#[doc = "Field `v_spw` reader - Vertical Sync Pulse Width (in lines)\n\nTvspw = (VSPW+1) * Th\n\nNote: VT/2 > (VSPW+1)"]
6pub type V_SPW_R = crate::FieldReader<u16>;
7#[doc = "Field `v_spw` writer - Vertical Sync Pulse Width (in lines)\n\nTvspw = (VSPW+1) * Th\n\nNote: VT/2 > (VSPW+1)"]
8pub type V_SPW_W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
9#[doc = "Field `h_spw` reader - Horizontal Sync Pulse Width (in dclk)\n\nThspw = (HSPW+1) * Tdclk\n\nNote: HT > (HSPW+1)"]
10pub type H_SPW_R = crate::FieldReader<u16>;
11#[doc = "Field `h_spw` writer - Horizontal Sync Pulse Width (in dclk)\n\nThspw = (HSPW+1) * Tdclk\n\nNote: HT > (HSPW+1)"]
12pub type H_SPW_W<'a, REG> = crate::FieldWriter<'a, REG, 10, u16>;
13impl R {
14    #[doc = "Bits 0:9 - Vertical Sync Pulse Width (in lines)\n\nTvspw = (VSPW+1) * Th\n\nNote: VT/2 > (VSPW+1)"]
15    #[inline(always)]
16    pub fn v_spw(&self) -> V_SPW_R {
17        V_SPW_R::new((self.bits & 0x03ff) as u16)
18    }
19    #[doc = "Bits 16:25 - Horizontal Sync Pulse Width (in dclk)\n\nThspw = (HSPW+1) * Tdclk\n\nNote: HT > (HSPW+1)"]
20    #[inline(always)]
21    pub fn h_spw(&self) -> H_SPW_R {
22        H_SPW_R::new(((self.bits >> 16) & 0x03ff) as u16)
23    }
24}
25impl W {
26    #[doc = "Bits 0:9 - Vertical Sync Pulse Width (in lines)\n\nTvspw = (VSPW+1) * Th\n\nNote: VT/2 > (VSPW+1)"]
27    #[inline(always)]
28    #[must_use]
29    pub fn v_spw(&mut self) -> V_SPW_W<TV_BASIC5_SPEC> {
30        V_SPW_W::new(self, 0)
31    }
32    #[doc = "Bits 16:25 - Horizontal Sync Pulse Width (in dclk)\n\nThspw = (HSPW+1) * Tdclk\n\nNote: HT > (HSPW+1)"]
33    #[inline(always)]
34    #[must_use]
35    pub fn h_spw(&mut self) -> H_SPW_W<TV_BASIC5_SPEC> {
36        H_SPW_W::new(self, 16)
37    }
38    #[doc = r" Writes raw bits to the register."]
39    #[doc = r""]
40    #[doc = r" # Safety"]
41    #[doc = r""]
42    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
43    #[inline(always)]
44    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
45        self.bits = bits;
46        self
47    }
48}
49#[doc = "TV Basic Timing Register5\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`tv_basic5::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`tv_basic5::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
50pub struct TV_BASIC5_SPEC;
51impl crate::RegisterSpec for TV_BASIC5_SPEC {
52    type Ux = u32;
53}
54#[doc = "`read()` method returns [`tv_basic5::R`](R) reader structure"]
55impl crate::Readable for TV_BASIC5_SPEC {}
56#[doc = "`write(|w| ..)` method takes [`tv_basic5::W`](W) writer structure"]
57impl crate::Writable for TV_BASIC5_SPEC {
58    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
59    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
60}
61#[doc = "`reset()` method sets tv_basic5 to value 0"]
62impl crate::Resettable for TV_BASIC5_SPEC {
63    const RESET_VALUE: Self::Ux = 0;
64}
d1_pac/tcon_tv0/tv_basic5.rs

d1_pac/tcon_tv0/
tv_basic5.rs
