d1_pac/tcon_lcd0/
lcd_dclk.rs

1#[doc = "Register `lcd_dclk` reader"]
2pub type R = crate::R<LCD_DCLK_SPEC>;
3#[doc = "Register `lcd_dclk` writer"]
4pub type W = crate::W<LCD_DCLK_SPEC>;
5#[doc = "Field `lcd_dclk_div` reader - Tdclk = Tsclk/DCLKDIV\n\nNote:\n\n1.If dclk1 and dclk2 are used, DCLKDIV >=6\n\n2.If only dclk is used, DCLKDIV >=1"]
6pub type LCD_DCLK_DIV_R = crate::FieldReader;
7#[doc = "Field `lcd_dclk_div` writer - Tdclk = Tsclk/DCLKDIV\n\nNote:\n\n1.If dclk1 and dclk2 are used, DCLKDIV >=6\n\n2.If only dclk is used, DCLKDIV >=1"]
8pub type LCD_DCLK_DIV_W<'a, REG> = crate::FieldWriter<'a, REG, 7>;
9#[doc = "Field `lcd_dclk_en` reader - LCD clock enable\n\n"]
10pub type LCD_DCLK_EN_R = crate::FieldReader;
11#[doc = "Field `lcd_dclk_en` writer - LCD clock enable\n\n"]
12pub type LCD_DCLK_EN_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
13impl R {
14    #[doc = "Bits 0:6 - Tdclk = Tsclk/DCLKDIV\n\nNote:\n\n1.If dclk1 and dclk2 are used, DCLKDIV >=6\n\n2.If only dclk is used, DCLKDIV >=1"]
15    #[inline(always)]
16    pub fn lcd_dclk_div(&self) -> LCD_DCLK_DIV_R {
17        LCD_DCLK_DIV_R::new((self.bits & 0x7f) as u8)
18    }
19    #[doc = "Bits 28:31 - LCD clock enable\n\n"]
20    #[inline(always)]
21    pub fn lcd_dclk_en(&self) -> LCD_DCLK_EN_R {
22        LCD_DCLK_EN_R::new(((self.bits >> 28) & 0x0f) as u8)
23    }
24}
25impl W {
26    #[doc = "Bits 0:6 - Tdclk = Tsclk/DCLKDIV\n\nNote:\n\n1.If dclk1 and dclk2 are used, DCLKDIV >=6\n\n2.If only dclk is used, DCLKDIV >=1"]
27    #[inline(always)]
28    #[must_use]
29    pub fn lcd_dclk_div(&mut self) -> LCD_DCLK_DIV_W<LCD_DCLK_SPEC> {
30        LCD_DCLK_DIV_W::new(self, 0)
31    }
32    #[doc = "Bits 28:31 - LCD clock enable\n\n"]
33    #[inline(always)]
34    #[must_use]
35    pub fn lcd_dclk_en(&mut self) -> LCD_DCLK_EN_W<LCD_DCLK_SPEC> {
36        LCD_DCLK_EN_W::new(self, 28)
37    }
38    #[doc = r" Writes raw bits to the register."]
39    #[doc = r""]
40    #[doc = r" # Safety"]
41    #[doc = r""]
42    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
43    #[inline(always)]
44    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
45        self.bits = bits;
46        self
47    }
48}
49#[doc = "LCD Data Clock Register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`lcd_dclk::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`lcd_dclk::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
50pub struct LCD_DCLK_SPEC;
51impl crate::RegisterSpec for LCD_DCLK_SPEC {
52    type Ux = u32;
53}
54#[doc = "`read()` method returns [`lcd_dclk::R`](R) reader structure"]
55impl crate::Readable for LCD_DCLK_SPEC {}
56#[doc = "`write(|w| ..)` method takes [`lcd_dclk::W`](W) writer structure"]
57impl crate::Writable for LCD_DCLK_SPEC {
58    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
59    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
60}
61#[doc = "`reset()` method sets lcd_dclk to value 0"]
62impl crate::Resettable for LCD_DCLK_SPEC {
63    const RESET_VALUE: Self::Ux = 0;
64}
d1_pac/tcon_lcd0/lcd_dclk.rs

d1_pac/tcon_lcd0/
lcd_dclk.rs
