d1_pac/tcon_lcd0/
lcd_cmap_even.rs

1#[doc = "Register `lcd_cmap_even%s` reader"]
2pub type R = crate::R<LCD_CMAP_EVEN_SPEC>;
3#[doc = "Register `lcd_cmap_even%s` writer"]
4pub type W = crate::W<LCD_CMAP_EVEN_SPEC>;
5#[doc = "Field `out_even[0-1]` reader - OUT_EVEN\\[2i + j\\]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Even\\[23:16\\]\n\nbit07-04: Out_Even0\\[15:8\\]\n\nbit03-00: Out_Even0\\[7:0\\]"]
6pub type OUT_EVEN_R = crate::FieldReader<u16>;
7#[doc = "Field `out_even[0-1]` writer - OUT_EVEN\\[2i + j\\]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Even\\[23:16\\]\n\nbit07-04: Out_Even0\\[15:8\\]\n\nbit03-00: Out_Even0\\[7:0\\]"]
8pub type OUT_EVEN_W<'a, REG> = crate::FieldWriter<'a, REG, 16, u16>;
9impl R {
10    #[doc = "OUT_EVEN\\[2i + j\\]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Even\\[23:16\\]\n\nbit07-04: Out_Even0\\[15:8\\]\n\nbit03-00: Out_Even0\\[7:0\\]\n\nNOTE: `n` is number of field in register. `n == 0` corresponds to `out_even0` field"]
11    #[inline(always)]
12    pub fn out_even(&self, n: u8) -> OUT_EVEN_R {
13        #[allow(clippy::no_effect)]
14        [(); 2][n as usize];
15        OUT_EVEN_R::new(((self.bits >> (n * 16)) & 0xffff) as u16)
16    }
17    #[doc = "Bits 0:15 - OUT_EVEN\\[2i + j\\]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Even\\[23:16\\]\n\nbit07-04: Out_Even0\\[15:8\\]\n\nbit03-00: Out_Even0\\[7:0\\]"]
18    #[inline(always)]
19    pub fn out_even0(&self) -> OUT_EVEN_R {
20        OUT_EVEN_R::new((self.bits & 0xffff) as u16)
21    }
22    #[doc = "Bits 16:31 - OUT_EVEN\\[2i + j\\]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Even\\[23:16\\]\n\nbit07-04: Out_Even0\\[15:8\\]\n\nbit03-00: Out_Even0\\[7:0\\]"]
23    #[inline(always)]
24    pub fn out_even1(&self) -> OUT_EVEN_R {
25        OUT_EVEN_R::new(((self.bits >> 16) & 0xffff) as u16)
26    }
27}
28impl W {
29    #[doc = "OUT_EVEN\\[2i + j\\]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Even\\[23:16\\]\n\nbit07-04: Out_Even0\\[15:8\\]\n\nbit03-00: Out_Even0\\[7:0\\]\n\nNOTE: `n` is number of field in register. `n == 0` corresponds to `out_even0` field"]
30    #[inline(always)]
31    #[must_use]
32    pub fn out_even(&mut self, n: u8) -> OUT_EVEN_W<LCD_CMAP_EVEN_SPEC> {
33        #[allow(clippy::no_effect)]
34        [(); 2][n as usize];
35        OUT_EVEN_W::new(self, n * 16)
36    }
37    #[doc = "Bits 0:15 - OUT_EVEN\\[2i + j\\]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Even\\[23:16\\]\n\nbit07-04: Out_Even0\\[15:8\\]\n\nbit03-00: Out_Even0\\[7:0\\]"]
38    #[inline(always)]
39    #[must_use]
40    pub fn out_even0(&mut self) -> OUT_EVEN_W<LCD_CMAP_EVEN_SPEC> {
41        OUT_EVEN_W::new(self, 0)
42    }
43    #[doc = "Bits 16:31 - OUT_EVEN\\[2i + j\\]\n\nIndicates the output order of components.\n\nbit15-12: Reserved\n\nbit11-08: Out_Even\\[23:16\\]\n\nbit07-04: Out_Even0\\[15:8\\]\n\nbit03-00: Out_Even0\\[7:0\\]"]
44    #[inline(always)]
45    #[must_use]
46    pub fn out_even1(&mut self) -> OUT_EVEN_W<LCD_CMAP_EVEN_SPEC> {
47        OUT_EVEN_W::new(self, 16)
48    }
49    #[doc = r" Writes raw bits to the register."]
50    #[doc = r""]
51    #[doc = r" # Safety"]
52    #[doc = r""]
53    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
54    #[inline(always)]
55    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
56        self.bits = bits;
57        self
58    }
59}
60#[doc = "LCD Color Map Even Line Register\\[i\\]\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`lcd_cmap_even::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`lcd_cmap_even::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
61pub struct LCD_CMAP_EVEN_SPEC;
62impl crate::RegisterSpec for LCD_CMAP_EVEN_SPEC {
63    type Ux = u32;
64}
65#[doc = "`read()` method returns [`lcd_cmap_even::R`](R) reader structure"]
66impl crate::Readable for LCD_CMAP_EVEN_SPEC {}
67#[doc = "`write(|w| ..)` method takes [`lcd_cmap_even::W`](W) writer structure"]
68impl crate::Writable for LCD_CMAP_EVEN_SPEC {
69    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
70    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
71}
72#[doc = "`reset()` method sets lcd_cmap_even%s to value 0"]
73impl crate::Resettable for LCD_CMAP_EVEN_SPEC {
74    const RESET_VALUE: Self::Ux = 0;
75}
d1_pac/tcon_lcd0/lcd_cmap_even.rs

d1_pac/tcon_lcd0/
lcd_cmap_even.rs
