d1_pac/hs_timer/
hs_tmr_intv_hi.rs

1#[doc = "Register `hs_tmr%s_intv_hi` reader"]
2pub type R = crate::R<HS_TMR_INTV_HI_SPEC>;
3#[doc = "Register `hs_tmr%s_intv_hi` writer"]
4pub type W = crate::W<HS_TMR_INTV_HI_SPEC>;
5#[doc = "Field `hs_tmr_intv_value_hi` reader - "]
6pub type HS_TMR_INTV_VALUE_HI_R = crate::FieldReader<u32>;
7#[doc = "Field `hs_tmr_intv_value_hi` writer - "]
8pub type HS_TMR_INTV_VALUE_HI_W<'a, REG> = crate::FieldWriter<'a, REG, 24, u32>;
9impl R {
10    #[doc = "Bits 0:23"]
11    #[inline(always)]
12    pub fn hs_tmr_intv_value_hi(&self) -> HS_TMR_INTV_VALUE_HI_R {
13        HS_TMR_INTV_VALUE_HI_R::new(self.bits & 0x00ff_ffff)
14    }
15}
16impl W {
17    #[doc = "Bits 0:23"]
18    #[inline(always)]
19    #[must_use]
20    pub fn hs_tmr_intv_value_hi(&mut self) -> HS_TMR_INTV_VALUE_HI_W<HS_TMR_INTV_HI_SPEC> {
21        HS_TMR_INTV_VALUE_HI_W::new(self, 0)
22    }
23    #[doc = r" Writes raw bits to the register."]
24    #[doc = r""]
25    #[doc = r" # Safety"]
26    #[doc = r""]
27    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
28    #[inline(always)]
29    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
30        self.bits = bits;
31        self
32    }
33}
34#[doc = "HS Timer Interval Value High Register\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`hs_tmr_intv_hi::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`hs_tmr_intv_hi::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
35pub struct HS_TMR_INTV_HI_SPEC;
36impl crate::RegisterSpec for HS_TMR_INTV_HI_SPEC {
37    type Ux = u32;
38}
39#[doc = "`read()` method returns [`hs_tmr_intv_hi::R`](R) reader structure"]
40impl crate::Readable for HS_TMR_INTV_HI_SPEC {}
41#[doc = "`write(|w| ..)` method takes [`hs_tmr_intv_hi::W`](W) writer structure"]
42impl crate::Writable for HS_TMR_INTV_HI_SPEC {
43    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
44    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
45}
46#[doc = "`reset()` method sets hs_tmr%s_intv_hi to value 0"]
47impl crate::Resettable for HS_TMR_INTV_HI_SPEC {
48    const RESET_VALUE: Self::Ux = 0;
49}
d1_pac/hs_timer/hs_tmr_intv_hi.rs

d1_pac/hs_timer/
hs_tmr_intv_hi.rs
